

INSTRUCTION MANUAL
MODEL 193
20 MHz
SWEEP/MODULATION
GENERATOR

© - 1983 - Wavetek

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO WAVETEK AND IS SOLELY FOR INSTRUMENT OPERATION AND MAINTENANCE. THE INFORMATION IN THIS DOCUMENT MAY NOT BE DUPLICATED IN ANY MANNER WITHOUT THE PRIOR APPROVAL IN WRITING OF WAVETEK.

WAVETEK®

WAVETEK SAN DIEGO, INC.

9045 Balboa Ave., San Diego, CA 92123
P. O. Box 85265, San Diego, CA 92139
Tel 619/279-2200 TWX 910/335-2007

Manual Revision 5:07

WARRANTY

WaveTek warrants that all products manufactured by WaveTek conform to published WaveTek specifications and are free from defects in materials and workmanship for a period of one (1) year from the date of delivery when used under normal operating conditions and within the service conditions for which they were furnished.

The obligation of WaveTek arising from a Warranty claim shall be limited to repairing, or at its option, replacing without charge, any product which in WaveTek's sole opinion proves to be defective within the scope of the Warranty. In the event WaveTek is not able to modify, repair or replace non-conforming defective parts or components to a condition as warranted within a reasonable time after receipt thereof, Buyers shall be credited for their value at the original purchase price.

WaveTek must be notified in writing of the defect or nonconformity within the Warranty period and the affected product returned to WaveTek's factory or to an authorized service center within (30) days after discovery of such defect or nonconformity.

For product warranties requiring return to WaveTek, products must be returned to a service facility designated by WaveTek. Buyer shall prepay shipping charges, taxes, duties and insurance for products returned to WaveTek for warranty service. Except for products returned to Buyer from another country, WaveTek shall pay for return of products to Buyer.

WaveTek shall have no responsibility hereunder for any defect or damage caused by improper storage, improper installation, unauthorized modification, misuse, neglect, inadequate maintenance, accident or for any product which has been repaired or altered by anyone other than WaveTek or its authorized representative and not in accordance with instructions furnished by WaveTek.

Exclusion of Other Warranties

The Warranty described above is Buyer's sole and exclusive remedy and no other warranty, whether written or oral, is expressed or implied. WaveTek specifically disclaims the implied warranties of merchantability and fitness for a particular purpose. No statement, representation, agreement, or understanding, oral or written, made by an agent, distributor, representative, or employee of WaveTek, which is not contained in the foregoing Warranty will be binding upon WaveTek, unless made in writing and executed by an authorized WaveTek employee. Under no circumstances shall WaveTek be liable for any direct, indirect, special, incidental, or consequential damages, expenses, losses or delays (including loss of profits) based on contract, tort, or any other legal theory.

CONTENTS

SECTION 1 GENERAL DESCRIPTION

1.1	MODEL 193	1-1
1.2	SPECIFICATIONS	1-1
1.2.1	Main Generator	1-1
1.2.2	Amplitude Precision	1-2
1.2.3	Waveform Characteristics	1-2
1.2.4	Auxiliary Generator	1-2
1.2.5	Modes of Operation	1-2
1.2.6	General	1-2

SECTION 2 INITIAL PREPARATION

2.1	MECHANICAL INSTALLATION	2-1
2.2	ELECTRICAL INSTALLATION	2-1
2.2.1	Power Connection	2-1
2.2.2	Signal Connection	2-1
2.3	ELECTRICAL ACCEPTANCE CHECKOUT	2-1

SECTION 3 OPERATION

3.1	CONTROLS AND CONNECTORS	3-1
3.2	OPERATION	3-3
3.2.1	Signal Termination	3-4
3.2.2	Manual Function Generator Basic Operation	3-4
3.2.3	Voltage Controlled Main Generator Operation	3-4
3.2.4	Manual Auxiliary Generator Operation	3-6
3.2.5	Voltage Controlled Auxiliary Generator Operation	3-6
3.2.6	FM Operation	3-6
3.2.7	Sweep Operation	3-7
3.2.8	AM Operation	3-8
3.2.9	Suppressed Carrier Operation	3-8

SECTION 4 CIRCUIT DESCRIPTION

4.1	INTRODUCTION	4-1
4.2	MAIN GENERATOR BLOCK DIAGRAM ANALYSIS	4-1
4.3	SWEEP/MOD GENERATOR BLOCK DIAGRAM ANALYSIS	4-5
4.4	DETAILED MAIN GENERATOR BOARD CIRCUIT DESCRIPTION	4-5
4.4.1	VCG and Current Sources	4-5
4.4.2	Current Switch	4-6
4.4.3	Triangle Buffer Amplifier	4-6
4.4.4	Hysteresis Switch	4-6
4.4.5	Loop DC Delay Compensation	4-7
4.4.6	Capacitance Multiplier	4-7
4.4.7	Sine Converter	4-7
4.4.8	Trigger Circuit	4-7
4.4.9	Trigger Baseline	4-8
4.4.10	Sync	4-8
4.4.11	Square Shaper	4-8

CONTENTS (Continued)

4.4.12	Preamplifier	4-9
4.4.13	Output Amplifier	4-9
4.4.14	Output Attenuator	4-10
4.5	SWEEP MODULATION BOARD DETAILED CIRCUIT DESCRIPTION	4-10
4.5.1	Modulation Generator VCG System	4-10
4.5.1.1	Input Buffer	4-10
4.5.1.2	Positive Current Source	4-10
4.5.1.3	Negative Current Source	4-10
4.5.1.4	Symmetry Control	4-10
4.5.2	Modulation Generator Loop	4-11
4.5.2.1	Current Switch	4-11
4.5.2.2	Timing Capacitor and Triangle Buffer	4-11
4.5.2.3	Hysteresis Switch	4-11
4.5.3	Square Wave Limiter	4-12
4.5.4	Sine Converter	4-12
4.5.5	Function Switch	4-12
4.5.6	Modulation Control Switching	4-12
4.5.7	Amplitude Modulation Level Shifter	4-13
4.5.8	Auxiliary Output Amplifier	4-13
4.5.9	Amplitude Modulator	4-13
4.5.10	Amplitude Modulation Receiver	4-14
4.5.11	Modulation Generator Sync Output Amplifier	4-15

SECTION 5 CALIBRATION

5.1	FACTORY REPAIR	5-1
5.2	REQUIRED TEST EQUIPMENT	5-1
5.3	COVER REMOVAL	5-1
5.4	CALIBRATION	5-1

SECTION 6 TROUBLESHOOTING

6.1	FACTORY REPAIR	6-1
6.2	BEFORE YOU START	6-1
6.3	TROUBLESHOOTING	6-1
6.3.1	Fuse Blows, No Dial Lamp	6-1
6.3.2	Power Supply > 100 mV Ripple or Out of Specification	6-3
6.3.3	All Functions at Function Out Distorted or Missing	6-3
6.3.4	Square Wave Output Distorted or Missing	6-3
6.3.5	Sine Wave Distorted or Missing	6-3
6.3.6	Triangle Distorted or Missing	6-4
6.3.7	Sync Output Distorted or Missing	6-4
6.3.8	Excessive High Frequency Sine or Triangle Roll Off	6-6
6.3.9	Low Frequency Square Wave Fill	6-6
6.3.10	Time Symmetry Cannot Be Adjusted To Within Specifications	6-7
6.3.11	Frequency Accuracy and Dial Response Problems	6-7
6.3.12	Trigger, Gating, and Trigger Baseline Problems	6-7
6.3.13	Voltage At VCG IN Connector Not Changing Frequency Properly	6-8

CONTENTS (Continued)

6.3.14 DC Offset Not Functioning Properly	6-9
6.3.15 Variable Symmetry Problems	6-10
6.4 CIRCUIT GUIDES	6-10
6.4.1 Power Supply Guide	6-10
6.4.2 Current Source Guide	6-10
6.4.3 Loop Delay Compensation Guide	6-11
6.4.4 Current Switch Guide	6-11
6.4.5 Hysteresis Switch Guide	6-12
6.4.6 Triangle Buffer Guide	6-12
6.4.7 Zero Crossing Detector Guide	6-13
6.4.8 Sync Guide	6-14
6.4.9 Capacitance Multiplier Guide	6-14
6.4.10 Trigger Guide	6-14
6.4.11 Trigger Baseline Guide	6-15
6.4.12 Square Shaper Guide	6-16
6.4.13 Sine Converter Guide	6-16
6.4.14 Preamplifier Guide	6-16
6.4.15 Output Amplifier Guide	6-17
6.5 SWEEP/MOD BOARD TROUBLESHOOTING	6-18
6.5.1 Amplitude Modulation at FUNC OUT Distorted or Missing	6-18
6.5.2 All Waveforms At AUX OUT Distorted or Missing	6-18
6.5.3 Output At AUX SYNC OUT Distorted or Missing	6-21
6.5.4 Loop Will Not Oscillate	6-21
6.5.5 Abnormal Waveforms At AUX OUT	6-21
6.5.6 Waveform Symmetry Out of Specification	6-22
6.5.7 Incorrect Frequencies	6-22
6.5.8 Loop Oscillates in AUX GEN OFF Mode	6-22
6.5.9 AUX VCG Input Has No Effect	6-22
6.5.10 Variable Symmetry Bad	6-24
6.5.11 No Internal Frequency Modulation	6-24
6.6 SWEEP/MOD BOARD CIRCUIT GUIDES	6-24
6.6.1 Modulation Generator VCG System Guide	6-24
6.6.2 Modulation Generator Loop Guide	6-24
6.6.3 Square Wave Limiter Guide	6-24
6.6.4 Modulation Generator Sync Output Amplifier Guide	6-24
6.6.5 Sine Converter Guide	6-24
6.6.6 Amplitude Modulator Guide	6-25
6.6.7 Amplitude Modulation Receiver Guide	6-25
6.6.8 Amplitude Modulation Level Shifter Guide	6-26
6.6.9 Auxiliary Output Amplifier Guide	6-26
6.7 TROUBLESHOOTING INDIVIDUAL COMPONENTS	6-27
6.7.1 Transistor	6-27
6.7.2 Diode	6-27
6.7.3 Operational Amplifier	6-27
6.7.4 FET Transistor	6-27
6.7.5 Digital ECL ICs	6-27

CONTENTS (Continued)

SECTION 7	PARTS AND SCHEMATICS	
7.1	DRAWINGS	7-1
7.2	ADDENDA	7-1
7.3	ORDERING PARTS	7-1

SAFETY

This instrument is wired for earth grounding via the facility power wiring. Do not bypass earth grounding with two wire extension cords, plug adapters, etc.


BEFORE PLUGGING IN the instrument, comply with installation instructions.

MAINTENANCE may require power on with the instrument covers removed. This should be done only by qualified personnel aware of the electrical hazards.

The instrument power receptacle is connected to the instrument safety earth terminal with a green/yellow wire. Do not alter this connection. (Reference  or , stamped inside the rear panel near the safety earth terminal.)

WARNING notes call attention to possible injury or death hazards in subsequent operations.

CAUTION notes call attention to possible equipment damage in subsequent operations.



Model 183, 20 MHz Sweep/Modulation Generator

1

SECTION

GENERAL DESCRIPTION

1.1 THE MODEL 193

The Wavetek Model 193, a 20 MHz Sweep/Modulation Generator, is a precision source of sine wave, triangle wave, square wave, AM sine wave and dc. All waveforms are front panel variable from 0.002 Hz to 20 MHz and can be internally and externally modulated. Outputs can be continuous, triggered or gated by an external trigger signal or a front panel manual trigger switch. The main generator can be swept, frequency modulated, 0 to 100% amplitude modulated and suppressed carrier modulated using the auxiliary generator or an external source. The auxiliary generator, in addition to being an internal modulation generator, can be used as an independent function generator. Both generators have symmetry control of waveforms and can be frequency modulated by an external signal. Each modulation parameter has a static setup feature to allow its exact selection. Amplitude of the waveforms is variable from 30 Vp-p (15 Vp-p into 50 Ω) down to 1.5 mVp-p. DC reference of the waveform can be offset positively or negatively. Maximum 150 mA peak current can be continuously varied over an 80 dB range. A sync output provides a TTL level into 50 Ω .

1.2 SPECIFICATIONS

1.2.1 Main Generator

Waveforms

Selectable sine wave, triangle wave, square wave, AM sine wave and dc.

Symmetry

Symmetry of all waveform outputs is continuously adjustable from 1:19 to 19:1*. Varying symmetry provides variable duty-cycle pulses, sawtooth ramps and distorted sine waves.

Operational Modes

Continuous: Generator runs continuously at selected frequency.

Triggered: Generator is quiescent until triggered by external signal or manual trigger, then generates one complete waveform cycle at selected frequency.

Gated: As triggered mode, except output continues for duration of gate signal. Last waveform started is completed.

Frequency Range

0.002 Hz to 20 MHz in nine overlapping decade ranges with 1% of full scale vernier.

Function Output

Waveforms variable to 30 Vp-p (15 Vp-p into 50 Ω). Waveforms may be attenuated continuously to 80 dB, 50 Ω source impedance.

DC Output and DC Offset

Adjustable between ± 15 Vdc (± 7.5 Vdc into 50 Ω) with signal peak plus dc offset limited to ± 15 Vdc (± 7.5 Vdc into 50 Ω). DC offset and waveform attenuated proportionately 10 dB/step to 70 dB.

Sync Output

TTL level pulse into 50 Ω . Duty cycle varies with SYM control. 50 Ω source impedance.

GCY Output

0 to +5V open circuit voltage level proportional to main generator frequency. 600 Ω source impedance.

AM—Amplitude Modulation

Either an internal signal (AUX GEN), or external signal (AM IN), or internal plus external signals (AUX GEN MODE—AM, main generator FUNC—AM) amplitude modulates the main generator's sine wave in either the 0 to 100% AM or suppressed carrier mode.

AM Input: 5 Vp-p gives 100% modulation. 10 Vp-p gives suppressed carrier operation. 600 Ω input impedance.

Carrier Level (0 to 100% AM): Adjustable 1G to 50% of full amplitude at function output.

Carrier Null (Suppressed Carrier AM): Adjustable $\pm 2\%$ of full amplitude at function output.

VCG—Voltage Controlled Generator

Up to 1000:1 frequency change with external 0 to +5V signal. Upper frequency limited to maximum of range.

Slew Rate: 2% of range per μ s.

Linearity: $\pm 0.5\%$ thru X100K range, $\pm 5\%$ on X1M and X10M.

Impedance: 1.0 k Ω .

Trigger Input

Input Range: 1 Vp-p to ± 10 V.

Trigger Level Adj.: $-5V$ to $+5V$.

Impedance: $5k\Omega$ shunted by $1.5 pF$.

Pulse Width: 25 ns minimum.

Repetition Rate:

Input	Max Rep Rate
$\pm 1V$	1 MHz
$\pm 2.5V$	10 MHz

Frequency Precision

Dial Accuracy

$\pm 3\%$ of full scale from X .1 Hz to X 1 MHz range.

$\pm 5\%$ of full scale on X 10M range.

1.2.2 Amplitude Precision

Sine Frequency Response

$< \pm 0.2$ dB all ranges thru X 100K.

$< \pm 0.5$ dB on X 1M range.

$< \pm 1.5$ dB on X 10M range.

Step Attenuator Accuracy

± 0.3 dB with 10, 20 and 40 dB

± 0.6 dB with 30, 50 and 60 dB

± 0.9 dB with 70 dB setting

1.2.3 Waveform Characteristics

Sine Distortion

$< 0.5\%$ on X 100, X 1K and X 10K. $< 1.0\%$ on X 0.1 to X 100.

All harmonics 30 dB below fundamental on X 100K, X 1M range, and 25 dB below fundamental on X 10M range.

Square Wave

Rise/Fall Time: < 15 ns (10% to 90%)

Total Aberration: 5% of full amplitude for each waveform peak.

Time Symmetry

Square wave variation from 0.1 to 2 on dial less than:
 $\pm 1\%$ to 200 kHz. $\pm 10\%$ to 20 MHz.

Triangle Linearity

$> 99\%$ for 0.002 Hz to 200 kHz.

1.2.4 Auxiliary Generator

Waveforms

Selectable $\sim$, $\sim$, $\square$, $\triangle$ and $\square$. Symmetry of $\triangle$ and $\square$ adjustable 1:19 thru 19:1.*

Frequency Range

0.1 Hz to 100 kHz in 4 ranges.*

Auxiliary Output

Waveforms selectable and variable to 10 Vp-p (5V p-p into 600Ω).

Auxiliary Sync Output

Rear panel BNC. TTL level pulse coincident with AUX GEN output. Duty cycle varies with symmetry control.

AUX VCG Input

Rear Panel BNC. Up to 33.1 frequency change with external $\pm 5V$ signal. Upper frequency limited to maximum of selected range. 11 k Ω input impedance.

1.2.5 Modes of Operation

Internal auxiliary generator used as the modulation source.

FM

Two setup and one operate mode.

Set-Freq/Aux-Gen-Off: Disables auxiliary generator for main generator adjustment.

Set ΔF . Allows vernier setup of peak deviation. Vernier range is up to $\pm 10\%$ of main generator range.

FM: Operate mode.

Sweep

Two setup and one operate mode.

Set Start. Allows setup of main generator start frequency.

Set Width. Allows vernier setup of main generator stop frequency.

Sweep: Operate mode.

AM

Two setup and one operate mode for double sideband or suppressed carrier operation.

Set Carrier. Allows setup of carrier amplitude.

Set ΔM . Allows the setup of the modulation level.

AM: Operate mode. 0 to 100 % AM or suppressed carrier modulation of main generator by auxiliary generator plus external signal if present at AM IN.

Aux Out Only: Disconnects the modulator for independent operation of auxiliary generator.

1.2.6 General

Stability

Amplitude, frequency and dc offset at FUNC output after 2 hour warmup: $\pm 0.25\%$ for 10 minutes. $\pm 0.25\%$ for 24 hours.

Environmental

Specifications apply at $25^{\circ}C \pm 5^{\circ}C$. Operates $0^{\circ}C$ to $+50^{\circ}C$.

Dimensions

28.6 cm (11 1/4 in.) wide; 19.3 cm (5 1/4 in.) high; 28.6 cm (11 1/4 in.) deep.

Weight

4.6 kg (10 lb) net, 5.4 kg (14 lb) shipping

Power

100/120/220/240V; + 5% - 10%; 48 to 66 Hz $\leq$ 10 VA
VA.

NOTE: All specifications apply from 0.1 to 20 in frequency dist, with 100% DUT amplitude is max and 50 Ω terminated, and with SYMM control OFF.

SYMMETRY and VERBLEN Controls affect frequency calibration. Maximum possible asymmetry is a function of frequency setting.

**NOTE: When SYMMETRY control is used, indicated frequency is divided by approximately 10.*

SECTION 2

INITIAL PREPARATION

2.1 MECHANICAL INSTALLATION

After unpacking the instrument, visually inspect all external parts for possible damage to connectors, surface areas, etc. If damage is discovered, file a claim with the carrier who transported the unit. The shipping container and packing material should be saved in case reshipment is required.

2.2 ELECTRICAL INSTALLATION

2.2.1 Power Connection

WARNING

To preclude injury or death due to shock, the third wire earth ground must be continuous to the facility power outlet. Before connecting to the facility power outlet, examine extension cords, auto-transformers, etc., between the instrument and the facility power outlet for a continuous earth ground path. The earth ground path can be identified at the plug on the instrument power cord; of the three terminals, the earth ground terminal is the nonmatching shape, usually cylindrical.

CAUTION

To prevent damage to the instrument, check for proper match of line and instrument voltage and proper fuse type and rating.

NOTE

Unless otherwise specified at the time of purchase, this instrument was shipped from the factory with the power transformer connected for operation on a 120 Vac line supply and with a 3/4 amp fuse.

Conversion to other input voltages requires a change in rear panel fuse holder voltage card position and fuse (figure 2-1) according to the following procedure.



Figure 2-1. Voltage Selector and Fuse

1. Disconnect the power cord at the instrument, open fuse holder cover door and rotate fuse-pull to left to remove the fuse.
2. Remove the small printed circuit board and select operating voltage by orienting the printed circuit board to position the desired voltage to the top left side. Push the board firmly into its module slot.
3. Rotate the fuse-pull back into the normal position and insert the correct fuse into the fuse holder. Close the cover door.
4. Connect the ac line cord to the mating connector at the rear of the unit and the power source.

Card Position	Input Vac	Fuse
100	90 to 105	3/4 amp
120	108 to 126	3/4 amp
220	198 to 231	3/8 amp
240	216 to 252	3/8 amp

2.2.2 Signal Connections

Use RG58U 50Ω coaxial cables equipped with BNC connectors to distribute signals when connecting this instrument to associated equipment.

2.3 ELECTRICAL ACCEPTANCE CHECKOUT

This checkout procedure verifies the generator operation. If a malfunction is found, refer to the Warranty in

the front of this manual. A dual trace, 150 MHz bandwidth oscilloscope with X10 time base magnification, a 50Ω load, a coaxial tee and three 50Ω cables are required to perform this checkout.

Set up as in figure 2-2 and preset the generator front panel controls as follows, then perform the steps in table 2-1.

Control	Position
FREQ/START FREQ	1.0
FREQ MULT	1K
VERNIER/SYM	FREQ CAL (cw)
SYM	Off (extended)
MODE	CONT

TRIG LEVEL	10 o'clock
FUNCTION	~
DC OFFSET (On/Off)	OFF (Extended)
DC OFFSET (Variable Control)	ccw
OUTPUT ATTEN 40, 20, 10	All extended
AMPLITUDE	MAX (cw)
SUPPRESSED CARRIER	AM (extended)
AM CARRIER LEVEL/NULL	ccw
AUX GEN MODE	AUX OUT ONLY
WIDTH/ΔF/ΔM	cw
AUX GEN FUNC	~
AUX GEN SYMMETRY	cw
AUX GEN FREQ	100-3K
AUX GEN VERNIER	MAX (cw)
POWER	ON




Figure 2-2. Main Generator Check Setup

Table 2-1. Checkout Procedure

Step	Control	Position/Operation	Observation
1	Oscilloscope	Trig level and slope both positive.	CH2: Square wave that begins on positive going edge. CH1: 15 Vp-p sine wave.
2	Dial and VERNIER/SYM	Rotate dial full cw, vernier full ccw. Then the opposite. Return dial to 1.0, vernier to CAL.	CH2: Square wave remains in sync for all dial positions. Range is greater than 2 Hz to 2000 Hz (1000:1).
3	FREQ MULT	Rotate to all positions. Return to 1K position.	Frequency is 1 X each range position.
4	AMPLITUDE	Set to 6 Vp-p on scope	CH1: Amplitude decreases to approximately 6 Vp-p.
5	DC OFFSET	Depress DC OFFSET switch, then rotate DC OFFSET Control cw (Extended DC OFFSET upon completion.)	Full ccw gives negative offset. Clipping occurs when the offset plus waveform peak amplitude exceeds approximately $\pm 7.5V$ into 50Ω. Initially the negative peak is clipped, but as the dc offset is rotated cw the clipping of the negative peak disappears and eventually the positive peak begins to clip.

Table 2-1. Checkout Procedure (cont)

Step	Control	Position/Operation	Observation
6	AMPLITUDE	Rotate cw	Waveform returns to 15 Vp-p.
7	OUTPUT ATTN 10, 20, 40	Depress buttons in various combinations. Then release all buttons.	Output level varies from 15 Vp-p (0 dB) to 4.7 mV (70 dB).
8	FUNC (Main Generator)	Select DC, $\sim$, $\square$, ∇ . Reset to $\sim$.	Observe 0 Vdc level; $\sim$, $\square$ and ∇ are 15 Vp-p. Note phase relationships; ∇ in phase with $\sim$ and $\square$.
9	SYM, VERNIER/SYM.	Depress SYM switch and rotate VERNIER/SYM control ccw. Extend SYM, return VERNIER/SYM to CAL.	Frequency decreases to approximately 100 Hz ccw of the 12 o'clock position gives 1:19; cw gives 19:1 (askewed sine wave and variable duty cycle pulses can be observed for $\sim$ and $\square$.)
10	MODE and FUNC (Main Generator)	Select GATE Select $\sim$, $\square$, ∇ , ∇ . Return to $\sim$.	A dc level near zero volts (except ∇ function: quiescent level is at negative peak value).
11	MANUAL TRIGGER	Press, hold and release.	A burst of $\sim$ for the period the MAN TRIG is depressed.

Set up trigger source (200 Hz triangle 10Vp-p), scope and Model 193 as shown in figure 2-3.

12	TRIG LEVEL	Rotate throughout its range. Return to 10 o'clock.	CH1: The number of waveform cycles in each gated "burst" varies with the trigger level. Notice relationships between Channels 1 and 2 waveforms as the TRIGGER LEVEL is rotated.
13	MODE	Select TRIG	CH1: A single triggered $\sim$ recurring at the 200 Hz trigger rate.

Return all controls to the initial setup. Set up scope and Model 193 as shown in figure 2-4.

14	AUX GEN FUNC	Rotate to $\sim$, $\square$, ∇ , ∇ .	$\sim$, $\square$, ∇ are approximately 10 Vp-p, 3 kHz.
15	Width/ΔF/ΔM	Rotate ccw. Return to cw position.	CH1: AUX OUT level varies from approximately 10 Vp-p to 0 Vp-p.
16	AUX GEN FUNC and SYMMETRY	Rotate to $\swarrow$, $\searrow$. Vary symmetry control. Return to $\sim$.	$\swarrow$ and $\searrow$ are approximately 10 Vp-p, 300 Hz. Symmetry varies from 19:1 to 1:19.
17	AUX GEN FREQ and VERNIER	Rotate VERNIER in all FREQ range positions. Return FREQ range to 100-3K and VERNIER to cw.	Frequency varies in each range to the range limits as marked.




Figure 2-3. Checkout Setup




Figure 2-4. Auxiliary Generator Check

Table 2-1. Checkout Procedure (cont)

Step	Control	Position/Operation	Observation
Set up the Model 193 and scope as shown in figure 2-5.			
18	AUX GEN MODE	Set to SET FREQ/AUX GEN OFF	FM center frequency of 1 kHz on CH1
19	AUX GEN FREQ Range, VERNIER	FREQ range to .1-3 and VERNIER to 12 o'clock.	(This sets the rate of modulation)
20	AUX GEN MODE and WIDTH/ $\Delta F/\Delta M$	Select SET ΔF and vary WIDTH/ $\Delta F/\Delta M$ for 1.1 kHz on scope	Approximately 1.1 kHz on CH1. This will be maximum peak frequency of modulated signal
21	AUX GEN MODE	Select FM.	Both channels: CH1 frequency varies with instantaneous amplitude of AUX OUT waveform on CH2
22	AUX GEN FUNC and SYMMETRY	Select $\angle 1$ and full ccw rotation	(Ramp's instantaneous amplitude controls sweep: A slow sweep up and fast return to start frequency.)
23	AUX GEN MODE	Select SET START	(Ramp is held at its start voltage)
24	FREQ/START FREQ Dial and VERNIER/SYM	Set dial to .02 and VERNIER full ccw.	CH1: Approximately 2 Hz. (start frequency).
25	AUX GEN MODE and WIDTH/ $\Delta F/\Delta M$	Select SET WIDTH and rotate WIDTH/ $\Delta F/\Delta M$ cw	CH1: Approximately 2 kHz. (Max sweep frequency for range)
26	AUX MODE	Select SWEEP	Sweep of main generator from 2 Hz to 2 kHz (If AUX GEN symmetry is rotated cw, the main generator sweeps from 2 kHz to 2 Hz)




Figure 2-5. FM and Sweep Check Setup






Figure 2-8. AM Check Setup

Table 2-1. Checkout Procedure (cont)

Step	Control	Position/Operation	Observation
<i>Set up the Model 193 and scope as shown in figure 2-6.</i>			
27	AUX GEN MODE FREQ MULT (Main Gen) FREQ/START FREQ Dial FUNC (Main Gen)	Select SET CARRIER 10K 1.0 AM	CH1: When AM is selected, the unmodulated carrier level at the FUNC OUT decreases to one-half the normal amplitude to prevent clipping of AM peaks. 7.5 Vp-p unmodulated carrier shown on CH1. (Note: AM CARRIER LEVEL/NULL varies carrier level.)
28	AUX GEN MODE AUX GEN FUNC AUX GEN FREQ AUX GEN FREQ VERNIER	Δ M ~ 10013K 9 o'clock	
29	WIDTH/ΔF/ΔM	Adjust for 4 Vp-p sine wave.	CH1: 4 Vp-p sine wave.
30	AUX GEN MODE	AM	CH1: Modulation envelope varies with instantaneous amplitude of CH2 waveform. Approximately 30% modulation
31	SUPPRESSED CARRIER	Depress	Suppressed carrier signal on CH1. (Adjusting AM CARRIER LEVEL/NULL controls the balance of the modulation envelope peaks.)



REAR PANEL

Figure 3-1. Controls and Connectors.

3

SECTION

OPERATION

3.1 CONTROLS AND CONNECTORS

The generator front panel controls and connectors are shown in figure 3-1 and keyed to the following descriptions.

- 1 **FREQ/START FREQ Dial** — Settings under the dial index mark summed with 6 and multiplied by 5 determine the main generator signal frequency at FUNC OUT 15.
- 2 **POWER Pushbutton** — Depressed is power on, extended is power off.
- 3 **AUX OUT Connector** — This BNC is the auxiliary generator waveform output. The FUNC control 21 of the AUX GEN selects the waveform and the WIDTH/ΔF/ΔM control 20 varies the waveform level from 0 to 10 Vp-p (5 Vp-p into 600Ω). Source impedance is 600Ω.
- 4 **AM IN Connector** — This BNC receives the external amplitude modulation or suppressed carrier signal. When FUNC switch 12 selects AM, a 5 Vp-p signal gives 100% modulation for normal AM (SUPPRESSED CARRIER 18 extended) or a 10 Vp-p signal gives suppressed carrier operation (SUPPRESSED CARRIER 18 pressed). Source impedance is 600Ω.
- 5 **FREQ MULT Control** — Outer coax control selects one of nine frequency multipliers for dial 1 setting.
VERNIER/SYM Control — When SYM 7 is off (extended) this inner coax control is a fine adjustment of the dial 1 setting. When SYM 7 switch is on (depressed) this control varies the symmetry of the main generator waveforms (normally 50% duty cycle). Symmetry range is 19:1 to 1:19 (half cycle to half cycle ratio). When SYM is used, the main generator frequency is divided by 10. Extending SYM switch ensures 1:1 (50%) symmetry.
- 6 **VCG IN Connector** — This BNC accepts ac or dc voltages to proportionately control main generator frequency within the range determined by the FREQ MULT 5. Positive voltages increase the frequency set by the dial 1,

negative voltages decrease the frequency. The VCG IN will not drive the generator frequency beyond the normal limits of a range. (Upper limit: $2 \times \text{FREQ MULT}$ setting. Lower limit: $1/1000$ upper limit). Input impedance is 5 kΩ.


- 7 **SYM Pushbutton** — This switch, when depressed, allows main generator waveform symmetry to be varied 19:1 to 1:19 range by the VERNIER/SYM control 5 (as a result, the main generator frequency is divided by 10). When extended, the switch allows the main generator to produce normal (50% duty cycle) waveforms.
- 8 **GCV OUT Connector** — This BNC provides dc excursions of 0 to +5V (open circuit) that represents the main generator output frequency in the range selected by FREQ MULT 5. Source impedance is 600Ω.
- 9 **MODE Control** — This outer coax control selects one of the three main generator operating modes:

CONT — Continuous output at FUNC OUT 15 and SYNC OUT 13 connectors.

TRIG — A dc level output until the generator is triggered by the MAN TRIG 10 or with a signal at the TRIG IN connector 11. When triggered, the generator output is one cycle of waveform followed by a dc level.

GATE — As for TRIG except the output is continuous for the duration of the manual or external trigger signal. The last waveform cycle started is always completed.

TRIG LEVEL Control — This inner coax control is a continuously variable adjustment of the trigger circuitry firing point. When full ccw, a positive going signal at approximately +5V is required for triggering (see figure 3-2). In the full cw position, a positive going signal at approximately -5V or more positive voltage is required for triggering. In the gated modes, the generator will run continuously when the control is cw of 12 o'clock.



Trigger signal must be a positive going signal exceeding the TRIGGER LEVEL setting.

Figure 3-2. Minimum Trigger Signal




Figure 3-3. DC OFFSET Control

- 10 MAN TRIG Pushbutton** — Triggers or gates the output signals when main generator mode is TRIG or GATE **9**. In trigger mode, one waveform cycle is output when the button is pushed. In gated mode, waveform cycles are continuously output as long as the button is held in.
- 11 TRIG IN Connector** — This BNC receives the external trigger and gate signals. These signals are applied to the trigger and gate circuit when the MODE switch **9** is in the TRIG or GATE positions. Refer to Section 1, Trigger (and Gate). The TRIG LEVEL control **8** varies the firing point of the TRIG IN signal.
- 12 FUNCTION Selector** — Outer coaxial knob selects one of the three main generator waveforms (sine, triangle, square), dc, and AM.
DC OFFSET Control — Inner coaxial control offsets the main generator output waveform vertically from its normal position and, when FUNCTION (outer coaxial switch) **12** is in the DC position, controls polarity and voltage of dc output. DC output range is $0 \pm 10 \text{ Vdc}$ ($\pm 5 \text{ Vdc}$ into 50Ω). DC OFFSET switch **14** must be depressed to enable this DC OFFSET control. Extending the DC OFFSET switch ensures zero volt offset. DC offset and waveform are attenuated by the OUTPUT ATTEN control **17**, but dc offset is not attenuated by the AMPLITUDE control **16**. Waveform peak voltage plus dc offset is limited to $\pm 15 \text{ Vdc}$ ($\pm 7.5 \text{ Vdc}$ into 50Ω). See Figure 3-3.

- 13 SYNC OUT Connector** — The sync signal from this BNC is a TTL level into 50Ω , synchronous with FUNC OUT **15** signal. f_{sync} duty cycle varies with waveform symmetry. Source impedance is 50Ω .
- 14 DC OFFSET Pushbutton** — Depressed button activates dc offset **12**. Extended button ensures zero dc offset.
- 15 FUNC OUT Connector** — This BNC is the waveform, or dc, output of the main generator (alone or modulated). Maximum output is 30 Vp-p (15 Vp-p into 50Ω). Source impedance is 50Ω .
- 16 AMPLITUDE Control** — Continuously varies waveform amplitude within each OUTPUT ATTEN **17** range. Full ccw rotation reduces waveform amplitudes by greater than 10 dB. DC and dc offset voltages are not affected by this control.
- 17 OUTPUT ATTEN Pushbuttons** — Select the attenuation range of the FUNC OUT **15** signal. The AMPLITUDE control **16** allows continuous waveform (not dc) level variations within each attenuator range. Each of the three buttons may be used individually for 40, 20 or 10 dB steps of attenuation, or pressed in combinations for up to 70 dB of attenuation. The attenuator attenuates both the waveform and dc offset.
- 18 SUPPRESSED CARRIER Pushbutton** — When pressed, selects suppressed carrier operation and if extended, selects AM operation.

- 19 AM CARRIER LEVEL/NULL Control** — In the AM function (FUNC 12) with the MODE switch 20 set to SET CARRIER, this control sets the peak-to-peak cve of the carrier (main generator sine wave) at FUNC OUT 15.

IF SUPPRESSED CARRIER 18 is pressed, the AM CARRIER LEVEL/NULL control balances the peaks of the suppressed carrier signal at FUNC OUT 15.

- 20 MODE Switch** — Outer coax control selects one of three basic operating modes of the auxiliary generator: frequency modulation, frequency sweep, or amplitude modulation. Additional settings allow static setup of these modes. The following sections describe each switch setting.

SET FREQ/AUX GEN OFF — Auxiliary generator is turned off for main generator only operation, or to allow center frequency (f_0) adjustment for FM operation. The dial 1 and FREQ MULT 5 sets the center frequency (f_0) for frequency modulation.

SET ΔF — In preparation for FM operation, FUNC OUT 15 frequency is held at the maximum frequency deviation ($f_m = \Delta f$). The WIDTH/ $\Delta F/\Delta M$ control 20 sets the maximum frequency. (Refer to previous paragraph for f_0 selection.)

FM — Allows the auxiliary generator to frequency modulate the main generator creating an FM signal at FUNC OUT 15.

SET START — In preparation for sweep operation, FUNC OUT 15 is held at initial sweep frequency. Dial 1 and FREQ MULT 5 sets the initial frequency. FUNC 21 sets the waveform that controls the main generator frequency.

SET WIDTH — In preparation for sweep operation, FUNC OUT 15 frequency is held at the final sweep frequency. The WIDTH/ $\Delta F/\Delta M$ control 20 sets the final sweep frequency.

SWEEP — Allows the auxiliary generator to sweep the main generator creating a frequency swept signal at FUNC OUT 15.

SET CARRIER — In preparation for AM operation, allows setting of unmodulated output carrier level (main generator output) at FUNC OUT 15 by the AM CARRIER LEVEL/NULL control 19 and AMPLITUDE control 16.

SET ΔM — In preparation for AM operation, holds FUNC OUT 15 at the valley of the modulation signal from the auxiliary generator to allow level adjustment by the WIDTH/ $\Delta F/\Delta M$ control 20.

AM — Allows the auxiliary generator to AM or suppress carrier modulate the main generator for AM or suppressed carrier signal at FUNC OUT 15.

AUX OUT ONLY — Disconnects the auxiliary generator from the main generator. Allows the auxiliary generator to be used as an independent function generator whose output is AUX OUT 3.

WIDTH/ $\Delta F/\Delta M$ — Inner coax control serves several functions dependent upon the outer coax MODE switch setting. With MODE in ΔF position, WIDTH/ $\Delta F/\Delta M$ sets the maximum positive frequency deviation. With MODE SET WIDTH, WIDTH/ $\Delta F/\Delta M$ sets the final sweep frequency. With MODE in SET ΔM , WIDTH/ $\Delta F/\Delta M$ sets the valley of the FUNC OUT 15 modulation signal. Finally, with MODE in AUX OUT ONLY, WIDTH/ $\Delta F/\Delta M$ controls the signal amplitude at AUX OUT 3.

- 21 FUNC Control** — This outer coax control selects one of five auxiliary generator waveforms: sine, triangle, square, sawtooth and pulse. Symmetry of the sawtooth and pulse is adjustable between 1:19 and 19:1 by the inner coax SYMMETRY control. When sawtooth and pulse are selected, the auxiliary generator frequency is divided by 10.

SYMMETRY — When outer coax FUNC control is set to sawtooth or pulse, this inner coax control varies the symmetry of sawtooth and pulse over a 1:19 to 19:1 range.

- 22 FREQ Control** — Outer coax control selects one of four auxiliary generator frequency ranges, e.g., 3-100 Hz.

VERNIER — Inner coax control provides continuous frequency control of the auxiliary generator frequency range selected by outer coax FREQ control.

- 23 AUX VCG Connector** — This BNC allows up to a 33:1 auxiliary generator frequency change with a +5V signal. Upper frequency is limited to the maximum of the selected range. Input impedance is 1 k Ω .

- 24 AUX SYNC OUT Connector** — This BNC provides a TTL level pulse which leads the AUX OUT 3 sine wave by 90°, lags the triangle wave by 90° and is 180° out of phase with the square wave. AUX SYNC OUT duty cycle varies with SYMMETRY control 21.

3.2 OPERATION

Perform the initial checkout in Section 2 for the feel of the instrument. Any questions concerning individual

controls and connectors may be answered in paragraph 3-1.

3.2.1 Signal Termination

Proper signal termination, or loading, of the generator connectors is necessary for its specified operation. For example, figure 3-4 shows proper termination of the FUNC OUT connector. Placing the 50Ω terminator, or 50Ω resistance, in parallel with a higher impedance, matches the receiving instrument input impedance to the coax characteristic and generator output impedance, thereby minimizing signal reflection or power loss on the line due to impedance mismatch.




Figure 3-4. Signal Termination

The input and output impedances of the generator connectors are:

Connectors	Impedance
FUNC OUT	50Ω
SYNC OUT	50Ω
GCV OUT	600Ω
AUX OUT	600Ω
AUX SYNC OUT	TTL
TRIG IN	1.5kΩ
VCG IN	10kΩ
AM IN	600Ω
AUX VCG IN	1kΩ

3.2.2 Manual Main Generator Basic Operation

The following steps demonstrate setting up the main generator for continuous operation. (Bold numbers are keys to figure 3-1. Refer to paragraph 3-1 for further explanations of controls and connectors.) Outputs are shown in figure 3-5.

Step	Control/Connector	Setting
1	AUX GEN MODE 20	Select AUX GEN OFF.
2	FUNC OUT 15	Connect to under test (refer to paragraph 3-2.1).
3	MODE 9	Select CONT.
4	SYM 7	Extended.
5	FREQ MULT 5	Set to desired range of frequency.
6	FREQ/START FREQ Dial 1	Set to desired frequency within the range.
7	FUNCTION 12	Select desired waveform.
8	DC OFFSET 14 , Inner Control 12	Set as desired. Limit offset to prevent clipping (See figure 3-3).
9	OUTPUT ATTEN 17	Select for desired attenuator range.

As an actual exercise in operation, perform steps 1 through 13 in table 2-1.

3.2.3 Voltage Controlled Main Generator Operation

Operation of the main generator as a voltage controlled function generator (VCG) is as for a manually controlled function generator, only the frequency within particular ranges is additionally controlled by an external voltage ($\pm 5V$ excursions) injected at the VCG IN connector. Perform the steps given in paragraph 3.2.2, only set FREQ/START FREQ to determine a reference from which the frequency is to be voltage controlled.

- For frequency control with positive dc inputs at VCG IN, set the dial for a lower frequency limit.
- For frequency control with negative dc inputs at VCG IN, set the dial for an upper frequency limit.
- For modulation with an ac input at VCG IN, set the dial at the desired center frequency. When applying VCG voltage, do not exceed the maximum dial range of the selected frequency range.

Figure 3-6 is a nomograph with examples of dial and voltage effects. Example 1 shows that with 0V VCG input, frequency is determined by the dial setting. 1.0 in this example. Example 2 shows that with a positive







Figure 3-5. Main Generator Basic Operation

VCG input, output frequency is increased. Example 3 shows that with a negative VCG input, output frequency is decreased. (Note that the Output Frequency Factor column value must be multiplied by a frequency range multiplier to give the actual output frequency.)

NOTE

Nonlinear operation may result when the VCG input voltage is excessive, that is when the attempted generator frequency exceeds the range limits. The upper limit is 2 times the multiplier setting, and the lower limit is 1/1000th of the upper limit.



*Must be multiplied by FREQ. MULT. switch setting.

Figure 3-6. VCG Voltage-to-Frequency Nomograph

The up to 1000:1 VCG sweep of the generator frequencies available in each range results from a 5V excursion at the VCG IN connector. With the frequency dial set to 2.0 and the main generator VERNIER fully down, excursion between -5V and 0V at VCG IN provide the up to 1000:1 sweep within the set frequency range.

3.2.4 Manual Auxiliary Generator Operation

The auxiliary generator, when used as a separate function generator, provides frequency and function selection in a continuous mode. (Bold numbers are keyed to figure 3-1. Refer to paragraph 3.1 for further explanations of controls and connectors.) The following steps demonstrate setting up of the auxiliary generator for continuous operation:

Step	Control/Connector	Setting
1	AUX GEN MODE 20	Set to AUX OUT only.
2	AUX OUT 3	Connect to circuit under test; source impedance is 600Ω.
3	FREQ 22	Select desired frequency range.
4	VERNIER 22	Set to desired frequency within the range.
5	FUNC 21	Select desired waveform.
6	WIDTH/ΔF/ΔM 20	Select desired amplitude at AUX OUT.

NOTE

AUX SYNC OUT Connector — This rear panel BNC provides a TTL level pulse which lags the AUX OUT 3 triangle signal by 90°.

As an actual exercise in operation, perform steps 14 through 17 of table 2-1.

3.2.5 Voltage Controlled Auxiliary Generator Operation

Operation of the auxiliary generator in Voltage Controlled Generator (VCG) mode is very similar to VCG operation of the main generator (paragraph 3.2.3) except there is a maximum of 33:1 frequency change with a 0 to ±5V change at the AUX VCG input BNC (a 1000:1 change is maximum for the main generator).


3.2.6 FM Operation

In FM operation, the instantaneous frequency of the output signal varies with the instantaneous amplitude of the modulating signal (Figure 3-7). Both main and auxiliary generators may be frequency modulated by external signals at their VCG inputs (ref. paragraphs 3.2.3 and 3.2.5). Internal operation is the main generator modulated by the auxiliary generator. Internal FM operation is the same as a manually controlled main generator operation (ref. paragraph 3.2.2) except that, in addition, the main generator is frequency modulated by the auxiliary generator. The following steps demonstrate setting up the unique controls for FM modulation. (Bold numbers are keyed to figure 3-1. Refer to paragraph 3.1 for further explanations of controls and connectors.)

Step	Control/Connector	Setting
1	AUX GEN Mode 20	Select SET FREQ/AUX GEN OFF.

- 2 **FREQ/START**
FREQ Dial **1** Set for FM center frequency.
- FREQ MULT 5** and
VERNIER/SYM 5
- 3 **AUX GEN MODE 20** Select SET ΔF .
WIDTH/ $\Delta F/\Delta M$ 20 Set for peak frequency deviation.
- 4 **AUX GEN MODE 20** Select FM
- 5 **FUNC 21** Select modulation function.
- 6 **AUX GEN FREQ, AUX GEN VERNIER 22** Set modulation rate

As an actual exercise in operation, perform steps 18 through 21 of table 2-1



*Service manuals are supplied with example signals and used to illustrate FM and sweep. The main generator, AUX OUT and AUX SYNC OUT signals are applicable to AUX GEN only.

Figure 3-7. FM Operation

five VCG inputs (ref paragraphs 3.2.3 and 3.2.5). Internal sweep is the main generator being swept by the auxiliary generator. Internal sweep operation is the same as manually controlled main generator operation (ref paragraph 3.2.2), except that, in addition, the auxiliary generator sweeps the main generator frequency between two preset frequency limits (Figure 3-8). The following steps demonstrate setting up the controls for frequency sweep of the main generator (Bold numbers are keyed to figure 3-1. Refer to paragraph 3.1 for further explanations of controls and connectors.)

- | Step | Control/Connector | Setting |
|------|--|--|
| 1 | AUX GEN MODE 20 | Select SET START |
| 2 | START FREQ Dial 1.
FREQ MULT 6 and VERNIER/SYM 5 | Select start frequency |
| 3 | AUX GEN MODE 20
WIDTH/$\Delta F/\Delta M$ 20 | Select SET WIDTH.
Set maximum sweep (stop) frequency. |
| 4 | AUX GEN MODE 20 | Select SWEEP |
| 5 | FUNC 21 | Select modulation function. |
| 6 | AUX GEN FREQ, AUX GEN VERNIER 22 | Set sweep rate. |

3.2.7 Sweep Operation

Both the main generator and auxiliary generator may be swept with a ramp voltage applied to their respec-

As an actual exercise in operation, perform steps 22 through 26 of table 2-1




Figure 3-8. Sweep Operation

3.2.8 AM Operation

In amplitude modulation, the instantaneous amplitude of the output signal varies with the instantaneous amplitude of the modulation signal (figure 3-9). The main generator may be amplitude modulated by an external signal (with **MODE** set to **AUX GEN OFF**) applied to the **AM IN** BNC connector as well as internally modulated by the auxiliary generator. For internal AM operation, set up the generator as for continuous operation (refer to paragraph 3.2.2). The following steps demonstrate setting up the additional controls for AM Modulation. (Bold numbers are keyed to figure 3-1. Refer to paragraph 3.1 for explanations of controls and connectors.)

Step	Control/Connector	Setting
1	Main Generator FUNC 12	Select AM . FUNC OUT decreases by 50% to prevent waveform clipping when amplitude modulating.
2	AUX GEN MODE 20	Select SET CARRIER .
3	AM CARRIER LEVEL/NULL 19	Set unmodulated output carrier level.
4	AUX GEN MODE 20	Select AM .
5	AUX GEN MODE WIDTH/ΔF/ΔM 20	Select the valley of the modulation signal.
6	AUX GEN MODE 20	Select AM .

7	AUX GEN FREQ/VERNIER 22	Sets amplitude modulation rate.
8	AUX GEN FUNC 21	Selects modulation function.


As an actual exercise in operation, perform steps 27 through 30 of table 2-1.

3.2.9 Suppressed Carrier Operation

Operation as a suppressed carrier modulated generator is the same as for AM operation (refer paragraph 3.2.8), except the main generator carrier is suppressed (figure 3-9). The following steps demonstrate setting up the controls for suppressed carrier modulation. (Bold numbers are keyed to figure 3-1. Refer to paragraph 3.1 for explanations of controls and connectors.)

Step	Control/Connector	Setting
1	SUPPRESSED CARRIER 18	Depressed. Selects suppressed carrier operation.
2	AM CARRIER LEVEL/NULL 19	Adjusts for equal balance of modulation envelope peaks. Balanced peaks ensures greatest carrier suppression.

As an actual exercise in operation, perform steps 27 through 31 of table 2-1.



NOTE

Similar waveforms apply when external signals are used to amplitude modulate the main generator.

Figure 3-9. AM Operation

4

SECTION

CIRCUIT DESCRIPTION

4.1 INTRODUCTION

The Model 193 consists of two completely separate, independent function generators: the main generator and sweep/modulation generator. This section describes the functional relationship between the two generators, and the function and relationship of the major circuit element of each generator.

While each generator can operate independently, they can be interconnected for frequency sweep, frequency modulation (FM), double side band amplitude modulation, and suppressed carrier amplitude modulation (refer to figure 4-1). For sweep and FM, the sweep/modulation generator varies the frequency of the main generator. In AM, both suppressed carrier and double side band, the main generator supplies a carrier signal that mixes, on the sweep/modulation generator board, with the modulating signal created by the sweep/modulation generator, to produce the amplitude modulated signal which feeds back to the main generator output amplifier.

Figure 4-2 illustrates the Main Generator circuit elements and their functional relationships, which paragraphs 4-2 and 4-4 describe. Figure 4-3 shows the Sweep/Modulation Generator circuit elements and their functional relationships, which paragraph 4-3 and 4-5 describe.

4.2 MAIN GENERATOR BLOCK DIAGRAM ANALYSIS

As shown in figure 4-2, the VCG (Voltage Controlled Generator) sums the voltage inputs from the FREQ/START FREQ Dial, VCG IN, sweep/FM Input and frequency vernier to provide a voltage control signal for the positive and negative current sources and the GCV amplifier. The positive and negative current sources generate precision currents, linearly related to the output of the VCG summing amplifier, which pass through the current switch to the timing capacitors. Additional linear currents are generated for loop dc delay compensation and the trigger baseline com-




Figure 4-1. Model 193 Overall Block Diagram

sensation. The GCV amplifier provides a dc voltage proportional to the main generator frequency.

The current switch, controlled by the hysteresis output, causes either the positive current source or the negative current source to charge the timing capacitor selected by the frequency multiplier. When the positive current source is switched in, the charge on the timing capacitor will rise linearly producing the positive-going triangle slope. Likewise the negative current source produces the negative going triangle slope.

The triangle buffer amplifier is a unity gain amplifier whose output is fed to the hysteresis switch, sine converter and function switch. The hysteresis switch operates as a "window" comparator with limit points set to the triangle peaks. When the positive going ramp reaches $+1.0V$, the hysteresis switch toggles to a low state causing the current switch to connect the negative current source. This causes the timing capacitor voltage to linearly ramp to $-1.0V$. As the timing capacitor voltage reaches $-1.0V$, the hysteresis switch toggles to a high state, switching in the positive current source. The generator loop continues to oscillate producing simultaneous triangle and square waves, at a frequency determined by the frequency multiplier and the magnitude of the timing current controlled by the sum of the dial setting, the VCG input, and the vernier.

Depressing the SYM button produces an unsymmetrical waveform and a division of the frequency by a factor of 10. The VERNIER/SYM control creates an imbalance in the current sources and therefore an imbalance in the waveform symmetry up to a ratio of 19:1. The result is variable duty cycle pulse, variable askewed sine wave and variable "sawtooth" triangle waves.

On the X1M and X10M ranges the dc loop delay compensation circuit compensates for delays in the generator loop. This circuit causes the hysteresis switch trip points to switch earlier in the cycle, and prevents the timing capacitors from charging beyond $\pm 1.0V$. The switch points are adjusted in proportion to the charging current, thus ensuring a constant amplitude as frequency is varied.

The capacitance multiplier is an active circuit which simulates capacitors up to 10,000 times larger than the timing capacitor, thus allowing very long charging times using physically small capacitors. This circuit is used in the four lowest frequency ranges.

The sine converter accepts a ± 1.0 volt triangle signal from the triangle buffer and converts it to a sine wave

current. The output is fed via the function switch to the preamplifier.

The trigger circuit allows precise single or multiple (gated) cycles at the output in response to external trigger signals or manual trigger operation. The trigger circuit operates by holding the timing capacitor at 0 volts, via the loop stop signal, on the positive going triangle ramp, until a trigger signal occurs. In the TRIG mode a single cycle is produced for each trigger signal above the variable trigger level threshold. In the GATED mode continuous cycles are generated for the time period at which the external signal is above the trigger level threshold plus the time for completion of the last partial cycle. The RUN signal causes the SYNC output to stay in the low state when the generator is quiescent. The TRG RST signal resets the trigger circuit and generator to the quiescent state on every generator cycle to arm it for the next trigger input. The trigger baseline compensation, LOOP STOP, circuit holds the generator output at zero volts, LOOP STOP, (within specified limits) during the quiescent intervals at any position (value) of the frequency dial, FREQ MULT, VCG IN, or VERNIER.

The sync circuit accepts the square wave signal from the hysteresis switch or zero crossing detector and converts it to a true 50% TTL level output. In square wave function (SYNC SELECT enabled) the sync is in phase with the output but in triangle or sine functions (SYNC SELECT disabled), the zero crossing detector causes the sync output to be in phase with the zero crossing of the output waveform.

When square is selected by the function switch, the square shaper accepts the signal from the hysteresis switch and converts it to a clean, fast square wave current which drives the preamplifier. In sine, triangle or DC functions, the square shaper input and output are disabled so as not to interfere with the selected waveform.

The preamplifier is fed from both the function switch and the square shaper. In all functions except AM the preamplifier voltage output drives the output amplifier via the amplitude control. But when the AM function is selected, the voltage output (carrier signal) drives the amplitude modulator on the Sweep/Mod board.

The output amplifier receives input signals from a section of the function switch via the amplitude control and drives the output attenuator. DC offset is achieved by offsetting the output amplifier.

The output attenuator, fed directly from the output amplifier, provides up to 70 dB of attenuation to the selected waveform or DC offset. This signal is connected directly to the FUNC OUT BNC.




Figure 4-3. Sweep/Modulation Generator Block Diagram

4.3 SWEEP/MOD GENERATOR BLOCK DIAGRAM ANALYSIS

As shown in figure 4-3 the modulation generator VCG (voltage controlled generator) system sums voltage inputs from the FREQ VERNIER and AUX VCG input to provide a voltage control signal for the positive and negative current sources. The positive and negative current sources generate precise currents, linearly related to the VCG system output, which controls the modulation generator loop.

The modulation generator loop produces triangles and square waves whose frequency is related to the magnitude of the current from the modulation generator VCG system and the FREQ (Hz) range selected.

The sine converter accepts the 5 Vp-p triangle from the modulation generator loop and converts it to a 5 Vp-p sine wave. The sine converter output is routed to the function switch. The square wave limiter receives a square wave input directly from the modulation generator loop and shapes the square wave to drive the function switch.

The function switch selects the sweep/modulation generator's output waveform, either a sine triangle or square wave. Also, the function switch enables the SYMMETRY control when pulse or sawtooth function is selected.

The modulation control switching (sweep/modulation generator's MODE switch) selects how the sweep/modulation generator will modulate the main generator. When internal sweep or FM is selected, the switching circuit routes the modulating waveform to the VCG of the generator board. Or, if AM is selected, the circuit routes the modulating waveform to the amplitude modulation level shifter.

The auxiliary output amplifier performs two functions. First, it provides a method of controlling the level (WIDTH/ΔF/ΔM) of the modulating signal which is routed back through the modulation control switching to the amplitude modulation level shifter. Second, it supplies an output signal of the same frequency and function as the modulating signal to the AUX OUT. The Output level is proportional to the modulating signal.

The amplitude modulation level shifter sums inputs from the modulation control switching (internal AM) and AM IN (front panel). It shifts the dc level of the waveform and drives the amplitude modulator. The level shifter output level depends upon the suppressed carrier switch position, double side band up to 2.5 Vp-p (max) offset between -2.2 and +3.7V; suppressed carrier up to 5Vp-p (max) offset between -2.2 and +2.5V.

The amplitude modulator then mixes the waveform from the level shifter (Modulator Drive) and a sine wave (Carrier Signal) from the main generator. The differential output from the modulator drives the amplitude modulation receiver, which converts the differential input to a single ended output. This signal is routed back to the output amplifier at the main generator.

The modulation generator sync output amplifier converts the square wave from the modulation generator loop to a TTL square wave (0 to +5V open circuit) that drives the AUX SYNC BNC.

4.4 DETAILED MAIN GENERATOR BOARD CIRCUIT DESCRIPTION

4.4.1 VCG and Current Sources

Refer to the Generator Board Schematic sheet 4. The VCG IN (J7) Sweep/FM input (from Sweep/Mod board) and FREQ VERNIER (R88) are summed with the FREQ/START FREQ dial potentiometer (R56) at the summing node, U14 pin 6 of the VCG amplifier. Full scale on the dial causes a -5 volt control signal at the dia buffer output U14 pin 7. Rotating the dial to minimum, plus turning the FREQ VERNIER ccw produces -5 mV at U14 pin 7. The output of the buffer drives both the GCV buffer and current sources. The GCV output at U14 pin 1 is +5.0 volts at full scale.

The voltage output from U14 pin 7 is present at U13 pin 1. The output of U13 at pin 12 is fed through level shifting transistor Q14 to U8 pin 6. The collector current at pin 7 flows from ground through R81 and R90. As the voltage at U14 pin 7 varies, amplifier U13 and transistor Q14 adjust the base drive of U8 pin 6, and hence the collector current, until the voltage at U13 pin 2 equals the voltage at U13 pin 1. Because U8 is an array of matched transistors with the bases connected together and all emitter resistors are equal with VERNIER selected, all collector currents are also equal.

The positive current source is controlled by a current control signal at U8 pin 1, which is held at 0 volts by the servo action of U13 pins 6, 7 and 10, level shifting transistor Q15 and U7 pins 6 and 7. The current "I" in R84 must flow through R93, and because these resistors are both 1kΩ, an equal but opposite base control voltage is present on J7 pin 6 compared to U8 pin 6. Because the transistors in U7 are matched and their bases are at the same point, a positive current "I" flows in R97 and hence the positive current source. A small amount of adjustable balance is provided by R95 and R94 to enable the positive and negative currents to be set for correct symmetry.

On the 1M and 10M ranges, the timing current is increased by approximately 25%, allowing the use of larger timing capacitors and hence, minimizing the effect of any stray capacitance. On the higher ranges, the parallel resistance across R83 (at ISCAL) is greater than the resistance on the lower ranges. This would decrease the current through U8 pin 8 were it not for the servo loop action of U13 pin 12, Q14 and U8 pins 6, 7 and 8. For any VCG setting at U14 pin 7 and U13 pin 1, no matter which range is selected, this servo loop maintains the voltage at U13 pin 2 equal to pin 1. Because the voltage at U13 pin 2 remains constant from range to range, the voltage across, and therefore the current through R80 and R81 also remains constant. This current also flows through U8 pins 7 and 8. To enable this current to remain constant, the servo loop drives the base voltage at U8 pin 6 in a positive direction. Because all of the bases in U8 are at the same point, the current relative to the lower ranges increases in R84 through R87 and also in the collectors of U8 pins 1, 14, 2, and 9.

Variable symmetry is controlled by R88 which doubles as the frequency vernier. With VERNIER selected, R88 functions as a frequency vernier with one end of the control connected to ground and the other connected to the -15 volt supply. The wiper supplies current to the summing node U14 pin 6. Additionally, one end of $1k\Omega$ resistors R84 through R87 are all connected to the -15 volt supply. For any given dial setting, the current through each of the four resistors is 11μ . With SYM selected, R88 functions as a variable symmetry vernier with the wiper connected to the -15 volt supply. One end of this vernier supplies current to R84 and R85, while the other end supplies current to R86 and R87. With the vernier centered, each leg is approximately 5000Ω and reduces the current through each of these 4 resistors to $1/10$, dividing the generator frequency by 10. As the symmetry control is varied, emitter resistance in the positive and negative current sources change unequally, hence the current sources are unbalanced and the timing for the positive waveform is varied in respect to the negative waveform, resulting in variable symmetry.

Loop delay dc compensation currents (+ICMP and -ICMP), are supplied by Q16 and U8 pin 9 and track the timing currents.

A current (ITRGB1), is supplied by U8 pin 14 to the trig baseline circuit to compensate for variations in dial settings when the generator is in a quiescent trigger or gated mode.

4.4.2 Current Switch

Refer to sheet 3. The current switch is driven by the

square wave signal (ISWCTRL) from the hysteresis switch. Level shifting transistor Q13 provides a control signal for the diode bridge CR8, CR9, CR30 and CR31. When the control signal is $+1.8$ volts, CR30 is reversed biased, allowing CR8 to conduct current from the positive current source to the timing capacitor selected by SW9-D. This produces a positive going ramp. CR31 is also turned on, which reverse biases CR9 and prevents current sinking from the timing capacitor to the negative current source. When the control signal is -1.8 volts, both CR30 and CR9 are forward biased, while CR31 and CR8 are reversed biased. At this time, current from the negative current source sinks from the timing capacitor, producing a negative going ramp.

4.4.3 Triangle Buffer Amplifier

Refer again to sheet 3 of the schematic. The signal on the selected timing capacitor is present at both the gate of Q11, and at U9 pin 2. These devices provide a very high input impedance for the signal to avoid leakage which would otherwise cause poor triangle linearity. The output current of Q11 controls the base drive to emitter follower Q13 and hence the output voltage on the emitter. This voltage is sensed at U9 pin 3, causing U9 to adjust the base voltage of Q12 until the differential input of U9 is zero. The low impedance source output voltage at the emitter follower Q13 now follows the high impedance input signal at the gate of Q11 with a circuit gain of unity.

4.4.4 Hysteresis Switch

Refer to sheet 2. U10 pin 5 is the input to the positive peak comparator, while pin 10 is the input to the negative peak comparator. A level shifted triangle signal of -0.9 volts to -2.8 volts is present at pins 5 and 10 of U10. Assume a positive going ramp. R18 and R19 set the reference voltage on U10 pin 4 at -0.9 volts. When the voltage on pin 5 exceeds the reference voltage on pin 4, the positive comparator changes state and the voltage on pin 3 pulses from an ECL low ($-1.8V$) to an ECL high ($-0.8V$). This signal is connected to clear direct (pin 4) of D flip flop U5. The output of U5 pin 2 goes low, while U5 pin 3 goes high. These outputs toggle the differential pair Q7 and Q8 so that Q7 is on and Q8 is off. This causes the current switch control signal (ISWCTRL) to go low, which connects the negative current source to the timing capacitor, and causes the triangle to begin to ramp negative. The negative peak comparator functions in an identical manner to the positive comparator except that the reference voltage at U10 pin 9 is -2.8 volts. At the negative triangle peak, U10 pin 6 pulses high causing a set direct at U5 pin 5, toggling the current

switch signal (ISWCTRL) high and producing a positive going ramp. In addition to being used to store the first peak comparator pulse from U10 pins 3 and 6, J5 also ignores "chatter" from both positive and negative comparators.

4.4.5 Loop DC Delay Compensation

The circuit is also located on sheet 2 of the schematic diagram. The purpose of this circuit is to adjust the reference voltages on the comparators in the two highest frequency ranges so that the triangle peaks do not increase in amplitude due to loop delay. Q2 functions as a variable positive current source controlled by the range switch and the main current source. As the generator frequency is increased the base voltage of Q2 progressively moves negative causing positive current through R15 and increasing the reference voltage on U10 pin 9 in a positive direction. This causes the negative peak to switch earlier in time, compensating for the loop delay and maintaining constant triangle amplitude and correct frequency tracking.

The positive peak comparator reference is changed in an identical way, except that the voltage on U10 pin 4 becomes more negative with increased frequency. Q4 is a variable negative current source. Q1 and Q3 function as temperature compensating diodes.

4.4.6 Capacitance Multiplier

Refer to schematic diagram sheet 5. The capacitance multiplier is a precision current splitter which shunts up to 99.999% of the VCG current away from the integrating capacitor (C57) to produce the 100 through 0.1 frequency ranges. Timing current is divided between C57 and R114, then again between R113 and the selected timing resistor (R110 through R112 or R106).

The signal at U11 pins 2, 6, and 7 is a ± 1.0 volt triangle. U11 (pins 8, 7, and 10) is a non-inverting amplifier with a gain of 8. The waveform at U11 pin 1 is a ± 1.0 volt triangle with 0.5 volt spikes at each peak. At any given moment, the junction of R103 and C55 (differentiator circuit input) has 8 times the voltage as the junction of R104 and C55. This voltage difference causes a constant current to charge C55 through R104 and the selected timing resistor. Thus a frequency dependent charging current flows into the summing node of U11 pin 1, producing an inverted square wave component of the differentiator output. U11 pin 12 sinking or sourcing current from the main current sources and limiting the amount of current available to charge C57. The ± 1.0 triangle at U11 pin 2 provides the triangle portion of the waveform at U11 pin 12. Since the triangle slopes on U11 pins 1 and 12

are identical, only the square wave component of the waveform at U11 pin 12 is across the timing resistor. The amount of current supplied to charge C55 is therefore this voltage divided by the range resistor value. As the range resistor is increased, the feedback for U11 between pins 1 and 12 is also increased, causing less current to charge C55 and increasing the amount of current being shunted to U11 pin 12 by a factor of 10 for each lower frequency range.

4.4.7 Sine Converter

Refer to sheet 6 of the schematic. The sine converter converts the buffered ± 1.0 volt peak triangle to a sinusoidal current of 2mA peak. The input triangle voltage (TRIBUFQ) passes through a voltage divider network to the input of the diode at pins 1, 4 and 6. As this signal progressively increases, the diode between pins 1 and 9 is progressively reversed biased, sinking less current and causing the diode between pins 2 and 5 to pass increasingly more current in a sinusoidal manner to IFUNC. This produces the positive half of the sine wave at the output of the preamplifier. At the same time, the diode between pins 2 and 8 is progressively reversed biased. This slows and eventually prevents current from flowing from the negative portion of the sine converter.

When the input waveform moves negatively, the diode between pins 2 and 5 is reversed biased and the diode between pins 2 and 8 progressively conducts, producing the negative half of the sine wave.

R159 sets the input amplitude for correct biasing of the sine conversion diodes, while R165 adjusts the input signal offset. Thermistor R161 adjusts the input voltage to compensate for the diode voltage change with temperature. The network consisting of R166, R167 and C102 provides a signal (SINCMP) to the non-inverting input of the preamplifier to compensate for the effects of diode capacitance which would otherwise distort the sinewave peaks at high frequencies.

4.4.8 Trigger Circuit

Refer to sheet 5. The trigger input at J8 is added to the voltage from the trigger level control R119 and compared at U12 pin 5 with a reference at U12 pin 4. When the signal at U12 pin 5 exceeds pin 4 by a few millivolts, U12 pin 3 goes high. R120 and C60 ensure a noise free pulse at U12 pin 3 which is one of two wire ORed inputs to U4 pin 7. The second input originates from the MAN TRIG switch circuit. When this switch is depressed, R115 pulls U12 pin 10 low. Pin 10 is compared to the Vbb reference voltage at pin 9, latching pin 6 high and preventing false triggering due to switch contact bounce. Pin 13 connected to pin 6, is

referenced to pin 12, causing pin 15 to also go high. When either U12 pin 2 or pin 15 go high, U4 pin 3 goes low because these outputs are wire ORed to U4 pin 7. U4 pin 3 is connected to pins 4 and 10. Because pin 10 was previously high, U4 pin 14 was low causing a low at U4 pin 5. The trigger pulse low at U4 pin 4 causes a 10 ns ECL high pulse at U4 pin 2. At the same time, U4 pin 14 goes high and after the time delay set by R126 and C62, U4 pin 5 also goes high. This causes U4 pin 2 to return low.

In the gate mode CR14 holds U4 pin 11 high forcing pin 14 low. The length of the control pulse at U4 pin 2 is now equal to the period during which U4 pin 7 is held high. In the continuous mode, U4 pin 2 is held high by CR16 regardless of any input trigger signals.

4.4.9 Trigger Baseline

Refer to sheet 5. In the trigger mode, with no trigger inputs, U5 pin 12 is held low. On the next positive going triangle, the trigger reset (TRIG RST) signal at U5 pin 11 causes U5 pin 14 to go high. This turns Q18 off and Q17 on, which turns off Q19. The Q19 emitter voltage is pulled down by the negative current sources Q20 and Q21, causing CR19 to conduct. Because the anode is at ground and CR18 is matched to CR19, the voltage at the anode of CR18 is also zero. This causes the triangle on the positive going ramp to stop at exactly zero volts. When a trigger signal occurs, U5 pin 12 goes high for about 10ns, causing pin 15 to also go high. This turns on Q18 and turns off Q17, which turns on Q19, causing the emitter to rise to about 1.7 volts. This reverse biases CR18 and CR19 causing the generator to run for exactly one cycle. In the gate mode, U5 pin 12 is held high for the duration of the input signal causing the generator to run for this interval plus the time required to complete a partial cycle.

In the trigger or gated mode, quiescent state, positive charging current I flows in CR18. As the VCG current is varied, I also varies, causing the voltage across CR18 to vary. To prevent this from causing a baseline shift, current (I) must also flow in the reference diode CR19. A negative current source (ITRGBL) is connected to the bases of Q20 and Q21. Negative current ($-I$) flows through the collector of Q20 and R133. Because of the configuration of Q20 and Q21, and because R133 and R134 are both 1k Ω , an equal amount of current $-I$ also flows through the collector of Q21 and R134, causing $-2I$ to flow at the junction of R133 and R134. Half of this current ($-I$) flows through CR19, while the remaining current flows through CR18. Therefore, the anode of CR19 is held at zero volts regardless of the VCG summing node current.

The RIN signal is used to hold the sync output low during quiescent periods.

4.4.10 Sync

Refer to schematic sheet 2. The SYNC OUT amplifier is driven from the signal at U6 pin 10 in the triangle and sine functions, and from U6 pin 7 when the function switch is in the square function. These two inputs are wire ORed at U6 pin 13.

In the triangle and sine functions, SYNC SEL allows R23 to pull CR4 high causing a low at U6 pin 2. This enables the signal from the zero crossing detector output (U10 pin 15), and disables the hysteresis switch input at U6 pin 7. When the positive going ramp crosses 0 volts at the zero crossing detector input, U10 pin 13, U10 pin 15 and U6 pin 10 go high. This causes a low at U6 pins 14 and 13. U6 pin 9 goes low and pin 15 goes high turning on Q5 and turning off Q6. This results in a high at SYNC OUT. As the triangle at U10 pin 13 crosses 0 volts in a negative direction, pin 15 goes low, causing Q6 to be turned on, producing a low at SYNC OUT. Therefore the SYNC OUT always toggles when the triangle crosses 0 volts.

When the square wave function is selected, CR4 pulls U6 pins 4 and 6 low. U6 pins 2 and 11 now go high, disabling the zero crossing detector input from pin 10, and enabling the square wave input from U6 pin 7. U5 pin 3 now drives the SYNC OUT connector in a similar manner as U10 pin 15. The SYNC OUT is in phase with the square wave output.

R26, a 49.9 Ω resistor sets the 50 Ω output impedance.

4.4.11 Square Shaper

The square shaper schematic is located on sheet 6. In square function, CR20 pulls U4 pin 13 low, enabling the hysteresis switch input (HYS) at U4 pin 12. A low at U4 pin 12 causes a low at U4 pin 15 and a high at pin 9. Q22 turns on while Q23 is turned off, producing a +1.2 volt high at the bases of the current switch control transistors Q24 and Q25. Transistor Q25 is on, reverse biasing CR23. Transistor Q24 is off allowing positive current to flow through R147, CR22, R154 and into the preamplifier node via R152.

When HYS toggles high, Q23 turns on forcing the bases of Q24 and Q25 to -1.2 volts. Q24 turns on and Q25 turns off, allowing negative current to flow through R157, CR23, R154 and into the amplifier node via R152.

R152 and R154 form a current divider to obtain a 2mA full scale current into the preamplifier. Overshoot caused by diode capacitance is reduced by R153 and C73. The output of the square shaper is disabled in all

other functions by turning on Q26 and CR24 which reverse bias CR22 and CR23 and prevents current from flowing through R152.

4.4.12 Preamplifier

Refer to sheet 7 of the schematic circuitry. For all functions, full scale output voltage is produced when 2mA is injected into the input summing node U⁺ pin 8. Transistor array U1 forms a cascaded differential stage. Transistor Q27 is a fixed current source. Q28 and Q29 form a high gain voltage follower. DC negative feedback is applied through R195 to U1 pin 8. The closed loop voltage gain of the amplifier is determined by the ratio of R195 to the input resistors. R152 for square wave and R176 for triangle. The sine converter output supplies the current current directly from U3 pin 2 to U1 pin 8. The servo action of the preamplifier holds this point at 0 volts, therefore no voltage can be measured. U1 pin 4 is the non-inverting input and is used both to adjust the offset to 0 volts at TP2 using R185 and to inject the sine converter compensation signal (SINCMP) described under paragraph 4.3.7, Sine Converter. High frequency compensation is provided by R182, C81, C86 and C153. Zener diode CR29 provides increased collector voltages for U1 pins 11 and 12 and also allows these two points to be relatively close in voltage.

4.4.13 Output Amplifier

The output amplifier consists of an ac coupled amplifier for signals above about 16 kHz, and a dc coupled amplifier for signals below about 16 kHz, and to maintain zero dc output offset within specified limits. Refer to the simplified output amplifier schematic, figure 4-4.

Assume zero input voltage at the junction of R203 and R218. The output at R222 and R224 is maintained at 0 volts by dc amplifier U2. U2 pin 3 is connected to a 0 volt reference. If the output drifts away from 0 volts, this will be sensed at U2 pin 2 through R256. R257 and R254. Amplifier U2 will sense a difference between its inputs and produce an output voltage which adjusts the bias in the ac coupled amplifier to return the output to 0 volts. Because R218 and R223 form half of a balanced bridge and R253, R256 and R257 form the second half, the amplifier node at the junction of R218 and R223 will be held at 0 volts as U2 has returned the junction of R253 and R256 to 0 volts.

A dc input of +1 volt at R218 and R253 is sensed as a positive increase at U2 pin 2, causing U2 pin 6 to go negative. The ac amplifier output goes negative in response to the dc control input. This continues until the output becomes sufficiently negative to sink all the input current, and return U2 pin 2 to 0 volts. The bridge circuit causes the ac amplifier node to be 0 volts. If the input is +1 volt and the node at the junction of R218 and R223 is 0 volts then the input current is 8.26 mA which flows through R223 to produce an output voltage of -16.52V. Therefore the amplifier voltage gain is 16.52 (R223/R218).

Above about 16 kHz, the ac amplifier controls the summing node directly, sinking or sourcing current through R223 by adjusting the output voltage to hold the node at 0 volts. The ac amplifier gain is also $R223/R218 = 16.25$. This is divided by 2 at the output terminal, due to the 50Ω source impedance resistors R222 and R224, providing the output is also terminated into 50Ω.

Refer to sheet 7. The top half of the circuit amplifies




Figure 4-4. Simplified Output Amplifier

the positive portion of the signal, and the bottom half amplifies the negative part. Q30 and Q31 form an ac gain stage. An emitter follower stage is formed by Q32 and Q33, to provide a low impedance drive to the second voltage gain stage Q36 and Q39. This stage drives the parallel output emitter followers Q37 and Q38 on the positive side, and Q40 and Q41 on the negative. Diodes CR23 and CR26 set thermally stable bias for the output transistors. Networks R211, R212, C94 and C93 bypass emitter resistor R208, while H245, R246, C107 and C106 bypass R244. As frequency is increased, these components decrease the local negative feedback in the driver stage, increasing the high frequency gain. Voltage regulators VR5 and VR6 have external current limiting circuitry set to limit at about 220 mA to prevent damage in the event of a shorted transistor. When the offset button is depressed, offset current is injected directly into both nodes in proportion to the feedback resistor values. The amplifier responds exactly as described above for a dc input.

4.4.14 Output Attenuator

Also refer to sheet 7. Each attenuator button selects an independent voltage divider, which has 50Ω input and output impedances to correctly load the amplifier and to provide a constant 50Ω impedance at the FUNC OUT terminal.

The 10dB attenuator has a 3.16/1 voltage division ratio. The 20dB attenuator has a 10/1 voltage division ratio, and the 40dB stage has a 100/1 ratio. These ratios multiply in voltage. For example if the 20dB and 40dB buttons are depressed, the voltage division ratio is 1000/1. The attenuators add algebraically in dB, therefore any attenuation from 10 to 70dB may be selected in 10dB steps.

4.5 SWEEP MODULATION BOARD DETAILED CIRCUIT DESCRIPTION

4.5.1 Modulation Generator VCG System

Refer to Sweep/Mod board schematic sheet 1. The modulation generator VCG system consists of an input buffer, the positive current source, and negative current source.

4.5.1.1 Input Buffer

The input buffer U1 pin 7 sums inputs from the AUX VCG (J16) and FREQ VERNIER. The buffer drives both positive current source inverter U1 pin 2 and the negative current source U1 pin 9. With FREQ VERNIER full cw and no AUX VCG input, the buffer supplies $-0.546V$, and $-0.014V$ with FREQ VERNIER full ccw.

4.5.1.2 Positive Current Source

U1 pin 1 is an amplifier with a gain of -1 that drives the positive current source U1 pin 13.

The positive current source produces a current that charges the modulation generator loop timing capacitor. The positive current source receives its input at U1 pin 13. The output U1 pin 14 is dc coupled by a zener diode CR1 and resistor R13, which shifts the dc bias, to the two bases U2 pins 11 and 14. The base bias U1 pins 11 and 14 controls the emitter currents U1 pins 10 and 13. Emitter resistors R14 and R16 are matched and supplied by the same $\pm 15V$ supply, thus providing equal emitter currents and, consequently, equal collector currents. The collector current U2 pin 12 flows through resistor R17 and the function switch, to the negative current source. The collector U2 pin 12 connects to U1 pin 12, this provides the feedback to stabilize the positive current source. The collector current at U2 pin 15, which equals the collector current U2 pin 12, flows to the current switch in the modulation generator loop (see paragraph 4.5.2.1). The RC network R12 and C1 across U1 pins 12 and 13, provide loop stabilization.

4.5.1.3 Negative Current Source

The negative source is similar to the positive source, except it supplies the current that discharges the modulation generator loop's timing capacitor. The negative current source receives its input at U1 pin 9 from the input buffer U1 pin 7. The amplifier output U1 pin 8 drives the two transistor bases U2 pins 5 and 8 via the dc bias shifter CR2 and R23. As with the positive current source, the emitter resistors R24 and R26 are matched and biased to the $-15V$ supply, therefore, the collector currents U2 pins 6 and 9 are equal. U2 pin 9 drives the current switch in the modulation generator loop (refer to paragraph 4.5.2). The RC network, C2 and R22, across U1 pins 9 and 10 provide loop stabilization.

4.5.1.4 Symmetry Control

When the function switch is set to a symmetrical waveform: sine, triangle or square, the symmetry control R19 is shorted out. This allows the current to flow directly from the positive to the negative current source.

But if the ramp or pulse is selected, SW2-B connects the wiper of the SYMMETRY potentiometer to circuit ground, and SW2-C opens the short across R19. This increases the total resistance in the string R17, R19, R21 by ten times, thus reducing the current and frequency to 1/10th. As the SYMMETRY potentiometer is rotated from one end to the other, the current

increases as the other decreases thus changing the slope of each half cycle over a 19.1 range without changing the frequency

4.5.2 Modulation Generator Loop

Refer to Sweep/Mod board schematic sheet 1. The modulation generator loop consist of the current switch, timing capacitors and triangle buffer and hysteresis switch

4.5.2.1 Current Switch

The current switch selects which current source will charge or discharge the timing capacitor. The hysteresis switch U13 pin 6 controls the current switch

When the hysteresis output is high (+3V), diode U3 pins 4 and 9 conducts current, Q2 is reverse biased, and the positive current source charges the timing capacitor. In addition, transistor Q1 is forward biased, thus reverse biasing diode U3 pins 3 and 4, this sinks the negative current source to the +15V supply.

When the hysteresis output is low (-3V), diode U3 pins 3 and 4 is forward biased, this reverse biases transistor Q1, the current now flows from the timing capacitor through the diode U3 pin 3 and 4 to the negative current source. Meanwhile, transistor Q2 conducts current, which reverse biases diode U3 pins 4 and 9, thus the -15V supply sinks the current from the positive current source.

4.5.2.2 Timing Capacitor and Triangle Buffer

The timing capacitor C5 and C6 together with the currents from the current sources determine the frequency of the modulation generator loop. On two ranges 3-100 and 3K-100K, the current sources directly charge and discharge the timing capacitors. But, on the .1-3 and 100-3K ranges, resistors R46 and R47 acts as a capacitance multiplier. R46 connects between the current switch and the timing capacitor, while R47 provides a shunt to 97% of the current, thus reducing the current at the timing capacitor to 3% of the current from the current sources.

The triangle buffer U12 pin 6, a unity gain non inverting amplifier, follows the voltage across the timing capacitor.

4.5.2.3 Hysteresis Switch

Refer to sweep/mod board schematic sheet 1 and figure 4-5.

The hysteresis switch U3 and U13 operates as a comparator. When the triangle input reaches the positive limit (+2.5V) the switch output toggles to -3V. And, when the triangle reaches the negative limit (-2.5V) the switch output toggles to +3V. The hysteresis switch output drives the current switch, square wave limiter, and modulation generator sync output amplifier. Figure 4-5 shows a simplified schematic and timing diagram.




Figure 4-5. Hysteresis Switch

During the triangle's positive-going ramp, the hysteresis switch output is +3V. Current flows from the +15V supply through R40 and U3 pins 5 and 2 to the triangle buffer output U12 pin 6. At the same time, current flows from the hysteresis switch output U13 pin 6 through R38, U3 pins 6 and 8, and R37 to the -15V supply. Diodes U3 pins 5, 6 and 2, 8 are reverse biased. Resistor R38 provides negative feedback while resistors R39 and R35 provide positive feedback.

As the triangle reaches the positive limit, +2.5V, the diodes U3 pins 2, 8 and 5, 6 begin conduction. This also decreases the current through diodes U3 pins 2, 5 and 6, 8. This causes a positive increase in the voltage level at U13 pin 2. As U13 pin 2 becomes slightly more positive, with respect to pin 3, U13 pin 6 will instantaneously toggle to -3V.

During the triangle's negative-going ramp, the current through diodes U3 pins 2, 8 and 5, 6 increases, while the current through diodes U3 pins 2, 5 and 6, 8 decreases and eventually cutoff.

As the triangle reaches the negative limit, -2.5V, the diodes U3 pins 6, 8 and 2, 5 begin conduction. This decreases the current through U3 pins 5, 6 and 2, 8, thus forcing U3 pin 2 slightly more negative, with respect to pin 3, which causes the output pin 6 to toggle to +3V.

4.5.3 Square Wave Limiter

Refer to Sweep/Mod board schematic sheet 1. The square wave limiter, which receives its input from the hysteresis switch, limits the square wave peaks to $\pm 2.8V$ and routes the square wave to the function switch.

When the hysteresis switch output U13 pin 6 goes high (+3V), diodes CR4 and CR7 are forward biased, and diodes CR5 and CR6 are reverse biased. This allows current flow from the +15V supply, through R29, CR4 and R27.

The diodes CR5 and CR6 are forward biased when the hysteresis switch output is low (-3V), also diodes CR4 and CR7 are reverse biased. Now current flows from circuit ground through R27, CR6 and R28 to -15V supply.

4.5.4 Sine Converter

Refer to Sweep/Mod board schematic sheet 2. The sine converter circuit converts a buffered $\pm 2.5V$ triangle to a $\pm 2.5V$ sine waveform. The sine converter uses the nonlinear characteristics of the diode to convert a linear triangle slope to a sinusoidal curve. The sine converter consists of a diode network, buffer

amplifier, and temperature compensated $\pm 10V$ supplies. The triangle from the modulation generator loop is reduced in amplitude by resistors R41 and R42 and feeds the diode network U4 pins 3, 9 and 1.

The following section illustrates the operation of the diode network when shaping a sine wave.

At the negative peak of the input triangle the diodes U4 pins 3, 4 and 5, 6 are forward biased, which reverse biases U4 pins 2, 5. Also, diodes U4 pins 1, 9 and 6, 8 are cut off, which forward biases U4 pins 2, 8. When the input triangle slope increases from negative to positive peak, diodes U4 pins 1, 9 and 6, 8 begin to conduct, which decreases the current through U4 pins 2, 8. At the same time, diodes U4 pins 3, 4 and 5, 6 decrease conduction, which causes diode U4 pins 2, 5 to begin conduction. When the triangle reaches the positive peak, diode U4 pins 2, 5 is forward biased and U4 pins 2, 8 is cutoff. The current from the diode network U4 pin 2 drives the sine buffer U6.

Shaping the negative-going slope of the sine wave is similar to the positive-going slope. Except, when the input triangle ramps positive to negative, diodes U4 pins 1, 9 and 6, 8 decrease conduction and diodes U4 pins 3, 4 and 5, 6 increase conduction. This eventually forward biases diode U4 pin 2, 8 and reverse biases diode U4 pins 2, 5.

The sine buffer U6 pin 6 sums the currents supplied by the diode network to produce a 5Vp-p sine wave that drives the function switch.

The bias for the diode network is supplied by temperature compensated $\pm 10V$ supplies. The +10V supply is amplifier U5 pin 1, with a gain of -2/3 which is referenced to the -15V supply. The -10V supply is amplifier U5 pin 7, with a gain of -1 which is referenced to the +10V supply. A temperature sensing device, RT1, adjusts the gain of the +10V supply, which gives the $\pm 10V$ supplies a negative temperature coefficient.

4.5.5 Function Switch

Refer to Sweep/Mod board schematic sheet 1. The function switch selects the function (waveform) of the sweep/mod generator. Wafer SW2-A routes the selected function, (sine, triangle or square) to SW3-D of the Modulation Control switching. Wafers SW2-B and C control the current source when a pulse or sawtooth function is selected.

4.5.6 Modulation Control Switching

Refer to sweep/mod board schematic sheet 3. The modulation control switching, which selects the sweep/modulation generator operating mode, con-

sists of the MODE and SUPPRESSED CARRIER switches.

The MODE switch is a four wafer switch. Wafer SW3-A in 4M and SET Δ M routes either a modulating signal (AM) or a dc level (SET Δ M) from the auxiliary output amplifier to the AM level shifter. Wafer SW3-B when MODE is set to SWEEP, SET WIDTH, SET START, FM, SET Δ F, and SET FREQ, connects either a modulating signal (SWEEP and FM) or a dc level (SET WIDTH, SET START, SET Δ F, and SET FREQ) from the auxiliary output amplifier to the SWEEP/FM IN at the main generator VCG. Wafer SW3-C controls bias amplifiers U10 pins 1 and 7 part of the auxiliary output amplifier; table 4-1 shows the bias amplifiers output levels relative to MODE switch settings. Wafer SW3-D controls the input conditions, via the WIDTH/ Δ F/ Δ M control, for the auxiliary output amplifier: for AUX OUT ONLY and AM SW3-D routes the waveform (FUNC) to one end (E5) of the WIDTH/ Δ F/ Δ M control; for SET Δ M, SET WIDTH, and SET Δ F SW3-D grounds one end (E5) of the WIDTH/ Δ F/ Δ M control; and for SET CARRIER, SET START, and SET Δ F SW3-D shorts out the WIDTH/ Δ F/ Δ M control.

The SUPPRESSED CARRIER controls the bias and gain of the amplitude modulation level shifter. When SUPPRESSED CARRIER is pressed, one section of SW4 shorts out R11B, this increases the gain of the amplitude modulation level shifter, and removes R126, which was in parallel with R86. Also, the other section now supplies a +15V bias when SET Δ M is selected.

4.5.7 Amplitude Modulation Level Shifter

The amplitude modulation level shifter sums inputs from the modulation control switching (dc reference levels or ac waveforms), suppressed carrier switch SW4 (dc reference level), and the AM IN BNC U14 (an external signal). This circuit shifts the dc level, depending upon the position of the SUPPRESSED CARRIER switch, that drives the Amplitude Modulator.

4.5.8 Auxiliary Output Amplifier

Refer to sweep/mod board schematic sheet 3. The auxiliary output amplifier consists of a single amplifier U9. The amplifier input signal originates at the sine converter, square wave limiter, or modulation generator loop (triangle) and is selected by the function switch to be routed through the Mode switch of the modulation control switching to the WIDTH/ Δ F/ Δ M control. The WIDTH/ Δ F/ Δ M control varies the level of the auxiliary output signal. The output from U10 pin 7 provides dc offset to the inverting input of the auxiliary

Table 4-1. Bias Amplifier Levels Vs Modes

Mode Switch	Suppressed Carrier Switch	Bias Amplifier Level	
		U10 Pin 1	U10 Pin 7
SET FREQ AUX GEN OFF	No affect	+ 5V	+ 10V
SET Δ F	No affect	- 2.5V	- 5V
FM	No affect	0V	0V
SET START	No affect	0V	0V
SET WIDTH	No affect	- 4.8V	- 9.6V
SWEEP	No affect	- 2.5V	- 5V
SET CARRIER	No affect	0V	0V
SET Δ M	Off	+ 2.5V	+ 5V
	On	- 2.5V	- 5V
AM	No affect	0V	0V
AUX OUT ONLY	No affect	0V	0V

output amplifier U9 pin 2, the mode switch SW3-C controls the dc offset. Refer to the table on the schematic sheet 3. The auxiliary output signal feeds both the AUX OUT BNC and MODE switch SW3-A and B for sweep, frequency or amplitude modulations.

If the MODE switch is set to SET FREQ, SET START, or SET CARRIER, both ends of the WIDTH/ Δ F/ Δ M are shorted together, R10B has no effect. This biases the Auxiliary output amplifiers output, to a level dependent upon the Mode SW3-C selected: 0V for SET CARRIER and SET START, and + 5V for SET FREQ. This allows setting of front panel controls for the generator board.

If the mode switch is set to SET Δ F, SET WIDTH, or SET Δ M, a dc level, referenced to ground is connected to the WIDTH/ Δ F/ Δ M control. This level represents a dc equivalent of the modulating signal and allows static set up conditions of the main generator. The maximum dc level applied to the WIDTH/ Δ F/ Δ M control depends on the mode selected and SUPPRESSED CARRIER switch position, refer to table 4-1.

When AUX GEN OFF is selected, the output from U10 pin 7 (LOOP STOP) shuts off the current source in the modulation generator VCG system.

4.5.9 Amplitude Modulator

Refer to sweep/mod board schematic sheet 2. The

amplitude modulator U7 is a wide-band four-quadrant multiplier that is configured as an amplitude modulator. The amplitude modulator produces an output current that is the linear product of the CARRIER SIGNAL U7 pin 9 and MODULATION DRIVE U7 pin 8.

The CARRIER SIGNAL, originating at the main generator preamplifier (FJNC/AM only), drives the non-inverting X input U7 pin 9 with a fixed $\pm 2.2V$ sine wave. Resistors R73, R74, R75, and R76 bias the inverting X input U7 pin 12 at 0Vdc, this provides the reference voltage for the CARRIER SIGNAL.

The MODULATION DRIVE signal from the amplitude modulation level shifter, controls the inverting Y input. This signal level depends upon the type of AM selected: double-sideband modulation -2.5 to $-5.0V$ (max) and suppressed carrier modulation 0 to $-5.0V$ (max). The MODULATION DRIVE signal is referenced to $-2.5V$ at the non-inverting Y input U7 pin 4.

The modulator outputs U7 pins 2 and 14 each receive 4 mA current from the amplitude modulation receiver. The modulator differentially varies these currents up to ± 2 mA.

4.5.10 Amplitude Modulation Receiver

Refer to sweep/mon board schematic sheet 3 and figure 4-6. The amplitude modulation receiver converts the differential current from the amplitude modulator to a single-ended output signal, which drives the output amplifier of the main generator. The receiver consists of two amplifiers (a bridge amplifier and output amplifier) and a resistor bridge.

To best understand this circuit refer to the simplified schematic figure 4-6. Basically, resistors R92, R93, R101, and R103 form a resistor bridge. When the currents I6 and I7 from the modulator outputs U7 pins 14 and 2 are equal, the bridge is balanced and the output E2 is 0V.

The amplitude modulator differentially varies the currents I6 and I7. For example, when I7 increases and I6 decreases, both an equal but opposite amount, current I2 increases, while current I3 remains unchanged. This increases the voltage E1. As a result, current I4 increases, but the modulator demands less current I6, therefore, the current I5 flowing through R103 equals the difference between I6 and I7. Thus, E2 swings negative.




Figure 4-6. Amplitude Modulation Receiver

For the opposite polarity, the modulator demands less current I7 at U7 pin 2 and more current I6 at U7 pin 14. This decreased current I7 decreases the voltage E1 which decreases the current I4. But now, the modulator output U7 pin 14 demands more current I6 all of which cannot be supplied by current I4 and the difference in current must be supplied by I5. Output voltage E2 now swings positive.

The bridge amplifier (sections of U8 and Q4) supplies the drive voltage E1 for the resistor bridge. It supplies all the current for the R92, R93 legs of the bridge, and part of current for the R10*, R103 leg of the bridge.

The output amplifier (sections of U8 and Q5/Q6) supplies the receiver output signal E2. This voltage E2 serves two functions; it supplies the AM signal which drives the main generator output amplifier, and provides a current source or sink for a portion of the resistor bridge.

Both amplifiers are tied to a common reference voltage. Resistors R95 and R100 bias transistors U8

pin 14 and U8 pin 11 (see sweep/mod schematic sheet 3) which serve as active loads for the input transistors of the amplifiers. These active loads set the emitter currents from U8 pins 4 and 7. The emitter currents collectively pass through R129 to ground. The voltage drop across R129 provides the reference voltage for the amplifiers.

4.5.11 Modulation Generator Sync Output Amplifier

Refer to sweep/mod board schematic sheet 1. The modulation generator sync output amplifier, driven by the hysteresis switch of the modulation generator loop, provides a TTL level output at AUX SYNC OUT J17. The amplifier Q3 is a transistor switch that is turned off and on by the driving square wave. This causes the collector of Q3 to switch between +5 and 0V (no load).

5.1 FACTORY REPAIR

Waveclock maintains a factory department for those customers not possessing the necessary personnel or test equipment to maintain the instrument. If an instrument is returned to the factory for calibration or repair, a detailed description of the specific problem should be attached to minimize turnaround time.

5.2 REQUIRED TEST EQUIPMENT

Voltmeter	Milivolt dc measurement (1% accuracy), true rms
Oscilloscope, Dual Channel	100 MHz bandwidth
Counter	20 MHz (0.01% accuracy)
50 Ω	$\pm 1.0\%$ accuracy, 2W
Distortion Analyzer	To 200 kHz
RG58U Coax Cable	3 ft length BNC male contacts
Spectrum Analyzer	To 20 MHz

5.3 COVER REMOVAL

NOTE

Before removing the covers, disconnect the instrument from the ac power source.

Invert the instrument and remove the four screws in the bottom cover. Remove the bottom cover.

NOTE

Remove the cover only when it is necessary to make adjustments or measurements.

5.4 CALIBRATION

After referring to the following preliminary data, perform calibration, as necessary, per table 5-1. If performing partial calibration, check previous settings and adjustments for applicability. Figure 5-1 shows generator

board calibration points while figure 5-2 shows sweep/mod board calibration points.

NOTE

The completion of the calibration procedure returns the instrument to correct alignment.

CALIBRATION LIMITS AND TOLERANCES ARE NOT INSTRUMENT SPECIFICATIONS

Instrument specifications are given in Section 1 of this manual.

1. All measurements made at the FUNCTION OUT connector must be terminated into a 50 Ω ($\pm 1.0\%$) load.

WARNING

With the covers removed, dangerous voltage points may be exposed. Contact with any of these points could cause serious injury or death.

2. Start the calibration by removing covers as described in paragraph 5.3, connecting the unit to an ac source and setting these front panel switches as follows.

SYM	Off (extended)
TRIG LEVEL	12 o'clock
DC OFFSET	Off (extended)
OUTPUT ATTEN	0 dB (all extended)
AUX GEN MODE	SET FREQ/AUX GEN OFF

3. Allow the unit to warm up at least 2 hours for final calibration. Keep the instrument covers on to maintain heat. Remove covers only to make adjustments or measurements.

Table 5-2. Sweep/Mod Board Calibration Procedure

NOTE: Replace the bottom cover, turn the instrument upright, and remove the top cover. The following adjustments are located on the Sweep/Mod Board. Set the AUX GEN controls as follows: WFO743JF/S&M, . . . SW SYMMETRY . . . cal.

Step	Test	Freq (Hz)	Vmeter	Aux Gen Func	Aux Gen Mode	AUX Carrier Level Null	Suppressed Carrier	Main Oscillator		Test point	Adjust	Toler	Results	Remarks
								PUNC	Freq/Start Freq and Mod					
1	Auxiliary Output Zero	100 3 kHz	0	SET STABLE	—	0	ON instruments	50	200 kHz	AUX OUT (Pin 100)	0V0	0V0 DC	C = 5 mVDC 2 ± 5 mVDC	1.0 mV reading, AC voltage
2, 3	Vertical Null Adjustment	—	—	—	AUX OUT 0V0	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage
4, 5	Vertical Range Sensitivity	100 kHz	50	—	—	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage
6, 7	Horizontal Range Sensitivity	100 kHz	50	—	—	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage
8	Vertical Balance	100 kHz	0	50%	—	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage
9	Horizontal Balance	100 kHz	0	50%	—	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage
10	Vertical Zero	—	—	—	—	—	—	—	—	—	0V0	—	2 ± 5 mVDC	500 mV reading, AC voltage

Table 5-2. SweepMod Board Calibration Procedure (Continued)

Step	Test	Freq (Hz)	Vmin	Aux Gain Func	Aux Gain Mode	AM Carrier Level Null	Suppressed Carrier	Main Generator		Test Point	Tester	Results	Remarks
								Sync	Freq/Mod				
11 (1)	Modulo 200	300 kHz	1V	Sync	SET AM	Sync	On	500	200 kHz	1-400 CUI	100V RMS	SK0	Note voltage reading for reference in step 12 (1). Carrier level null is made at 500 kHz. Sync 10
11 (2)	—	—	—	—	—	—	—	500	—	—	—	—	Set 100 kHz for 500 kHz reference in step 12 (1). Null is 0.
12 (1)	Carrier amplitude	—	—	—	—	—	—	500	—	—	200V RMS	—	Using a bus and 400 kHz reference null reading for reference in step 12 (2).
12 (2)	—	—	—	—	—	—	—	500	—	—	—	—	Set 100 kHz for voltage reference in step 12 (1). Null is 0.
13 (1)	Carrier width	—	—	—	—	—	—	500	200 kHz	—	Contin	—	Note the frequency for reference in step 13 (2). Null is 0.
13 (2)	—	—	—	—	SET WIDTH	—	—	500	200 kHz	—	—	—	Set VERNIER SW 200 kHz. Null is frequency reference in step 13 (1). Null is 0.
14 (1)	Carrier Bandwidth	—	—	—	SET AM	—	—	500	200 kHz	—	Range	—	Set VERNIER SW 200 kHz. Note the carrier level reading for reference in step 14 (2). Null is 0.
14 (2)	—	—	—	—	—	—	—	500	200 kHz	—	—	—	Verify carrier bandwidth. If carrier bandwidth is not 200 kHz, set VERNIER SW 200 kHz.




Figure 5-1. Generator Board Calibration Points




Figure 5-2. Sweep Mod Board Calibration Points

6

SECTION

TROUBLESHOOTING

6.1 FACTORY REPAIR

Waytek maintains a factory repair department for those customers not possessing the necessary personnel or test equipment to maintain the instrument. If an instrument is returned to the factory for calibration or repair, a detailed description of the specific problem should be attached to minimize turnaround time.

6.2 BEFORE YOU START

Since no troubleshooting guide can possibly cover all the potential problems, the aim of this guide is to give a methodology which, if applied consistently, will lead to the problem area. Therefore, it is necessary to familiarize yourself with the instrument by reviewing the functional description and the detailed circuit description in conjunction with the schematic. Successful troubleshooting depends upon understanding the circuit operation within each functional block as well as the block relationships.

For sweep/mod board problems, refer to paragraph 6.5. For all other problems, refer to paragraph 6.3.

6.3 GENERATOR BOARD TROUBLESHOOTING

WARNING

With the covers removed, dangerous voltage points may be exposed. Contact with any of these points could cause serious injury or death.

Table 6-1 gives an index of common generator board symptoms. For each symptom a troubleshooting guide is referenced (Paragraphs 6.3.1 through 6.3.15) that, when correctly followed, will lead to a solution to the problem.

The troubleshooting guide is arranged in three (3) levels:

1. Identify improperly set controls.
2. Isolate the faulty functional blocks.
3. Identify the faulty circuit or component.

Individual component troubleshooting is given in paragraph 6.7, recommended test equipment is given in

paragraph 6.2 and circuit schematics are in the back of this manual.

In all problems:

1. Double check for proper control settings.
2. Calibrate or rule out calibration as a problem.
3. Inspect components, wiring and circuit boards for heat damage.
4. Recalibrate as necessary after circuit repair.

Find the instrument symptom in table 6-1 and proceed as directed to the proper troubleshooting paragraph. See paragraph 6.5 for sweep/mod board related problems.

Table 6-1. Generator Board Related Problems

Symptom	Paragraph
Fuse blows, no dial lamp.	6.3.1
Power supply >100 mVpp ripple or out of specification.	6.3.2
Function out (all functions) distorted or missing.	6.3.3
Square output distorted or missing.	6.3.4
Sine wave output distorted or missing.	6.3.5
Triangle output distorted or missing.	6.3.6
Sawtooth output distorted or missing (FUNCTION 1 control).	6.3.7
Excessive high frequency sine or triangle ripple; excessive square wave overshoot and rise/fall time.	6.3.8
Low frequency square wave fill.	6.3.9
Time symmetry cannot be adjusted within specification.	6.3.10
Frequency accuracy and FREQ/START FREQ dial response problems.	6.3.11
Trigger, gate and trigger baseline problems.	6.3.12
Voltage at VCC IN connector not changing frequency properly.	6.3.13
DC offset not functioning correctly.	6.3.14
Variable symmetry problems.	6.3.15

6.3.1 Fuse Blows, No Dial Lamp

1. Fuse size incorrect for voltage setting.
2. Line voltage selector incorrectly positioned.




Figure 6-1. Function Output Troubleshooting

3. Disconnect P5. If ac voltages are now correct, refer to the power supply guide, paragraph 6.4.1. If not, inspect the transformer and power receptacle.

6.3.2 Power Supply > 100 mVp-p Ripple or Out of Specification

1. Check line voltage selector for correct position.
2. If the supply is 0V, check for a short between the faulty supply and ground by lifting the jumpers at rear of the board.
3. Lift P5 from the board. If the voltages at P5 are not close to the values shown on the schematic table, inspect the transformer and power receptacle. If the voltages are normal, connect P5, then lift the jumpers (rear of board) for faulty supply. If the supplies are still bad, refer to paragraph 6.4.1. If not, the problem is caused by an excessive current drain by the generator circuits.

6.3.3 All Waveforms at FUNC OUT Distorted or Missing

Improperly set controls:

1. OUTPUT ATTEN or AMPLITUDE controls incorrectly set too low for scope gain or voltmeter range.
2. FUNCTION switch incorrectly set to DC or AM.
3. MODE switch incorrectly set to TRIG or GATE.
4. SYM or DC OFFSET buttons depressed.

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. Check for a nonlinear triangle. If the triangle is nonlinear on only one range, check for a leaky capacitor on that range. If the triangle is nonlinear in more than one range, check for leaky capacitors or faulty active components in the frequency multiplier and triangle buffer circuits.
3. If the waveform is bad in one of the four lowest ranges (.1, 1, 10, 100) but the remaining ranges are normal, refer to the capacitance multiplier guide 6.4.9.
4. If the waveform is bad only in 1M or 10M FREQ MULT positions, refer to paragraph 6.4.9. If the delay compensation circuit appears normal, refer to figure 6-1.
5. If square wave symmetry, measured at FUNC

OUT, is out of specification and cannot be calibrated, refer to paragraph 6.3.10.

6. If none of the above conditions apply, refer to figure 6-1.

6.3.4 Square Wave Distorted or Missing

Improperly set controls:

1. SYM button depressed.
2. Excessive dc offset overdriving output amplifier.

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. If the waveform is bad in one or more of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
3. If symmetry is not in specification and cannot be calibrated refer to paragraph 6.3.10.
4. If none of the above conditions apply, refer to figure 6-2.

6.3.5 Sine Wave Distorted or Missing

Improperly set controls:

1. SYM button depressed.
2. Excessive dc offset overdriving output amplifier.

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. Check the triangle for nonlinearity at FUNC OUT. If it is nonlinear but only on one range, check for a leaky capacitor on that range. If the triangle is nonlinear on more than one range, check for a leaky capacitor or faulty active component in the frequency multiplier and triangle buffer circuits. (NOTE: Some nonlinearity above 200 kHz is normal and not specified.)
3. If the waveform is bad in one or more of the four lowest ranges (.1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
4. Verify that square wave symmetry, at FUNC OUT is in specification. If not and cannot be calibrated refer to paragraph 6.3.10.
5. If none of the above conditions apply, refer to figure 6-3.




Figure 6-2. Square Output Troubleshooting

6.3.6 Triangle Distorted or Missing

Improperly set controls:

1. SYM button depressed
2. Excessive dc offset overdriving output amplifier

Functional block isolation

1. Verify power supply voltages are within $\pm 5\%$ of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. Check the triangle for nonlinearity at FUNC OUT. If it is nonlinear, but only on one range, check for a leaky capacitor on that range. If the triangle is nonlinear on more than one range, check for a leaky capacitor or faulty active component in the frequency multiplier and triangle buffer circuits.

(NOTE: Some nonlinearity above 200 kHz is normal and not specified)

3. If the waveform is bad in one or more of the four lowest ranges (.1, .1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
4. Verify square wave symmetry at FUNC OUT is in specification. If not and cannot be calibrated, refer to paragraph 6.3.10.
5. If none of the above conditions apply, refer to figure 6-4.

6.3.7 Sync Output Distorted or missing (FUNC OUT Normal)

Improperly set controls.

1. Because the FUNC OUT is normal, this cannot be caused by improperly set controls.




Figure 8-3. Sine Output Troubleshooting




Figure 8-4. Triangle Output Troubleshooting




Figure 6-5. High Frequency Waveform Troubleshooting

Functional block isolation:

1. If there is no ECL square wave at U6 pin 10, refer to paragraph 6.4.7. If there is an ECL square wave, refer to paragraph 6.4.8.

6.3.8 Excessive High Frequency Sine or Triangle Roll Off

Improperly set controls:

1. Excessive dc offset overdriving output amplifier.
2. Verify 50Ω load on the cable at oscilloscope end.

Functional block isolation:

1. Verify power supply voltages are within +5% of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.

2. If none of the above conditions apply, refer to figure 6-5. Use a X10 probe with a very short ground lead and a spectrum analyzer, RF voltmeter or a 200 MHz bandwidth scope when performing sine or triangle roll-off tests.

6.3.9 Low Frequency Square Wave Tilt

Improperly set controls:

1. Scope improperly set to ac.

Functional block isolation:

1. Verify power supply voltages are within ±5% of nominal, and less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. If none of the above conditions apply, refer to figure 6-5.




Figure 6-6. Low Frequency Square Wave Troubleshooting

6.3.10 Time Symmetry Cannot Be Adjusted To Within Specifications

Improperly set controls

1. SYM button depressed

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. If symmetry is out of specification in one of the four lowest ranges (1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
3. If symmetry is out of specification on FREQ MULT settings 1M or 10M only, refer to paragraph 6.4.3.
4. If the voltages across R86 and R97 are not equal (typically 3.8V, Freq Dial: 2.0 Freq Mult: 100K or less), refer to paragraph 6.4.2.

6.3.11 Frequency Accuracy and FREQ/START FREQ Dial Response Problems

Improperly set controls

1. SYM button depressed
2. External signal connected to VCG in BNC
3. VERNIER not in FREQ CAL position.

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of

nominal with less than 100 mVp-p ac ripple. If not, refer to paragraph 6.4.1.

2. If the problem occurs in one of the four lowest frequency ranges (1, 1, 10, 100), but the remaining ranges are normal, refer to paragraph 6.4.9.
3. If the frequency accuracy is out of specification on FREQ MULT settings 1M and 10M, refer to paragraph 6.4.3.
4. If the frequency is out of specification, but only on one range, check the range capacitor for that range.
5. If the problem occurs on the 1K, 10K, or 100K range, check the range capacitor.
6. On the 1K range and frequency dial set at 2.0, check for 3.8V across R86 and R97. As the FREQ/START FREQ dial is rotated, this voltage should linearly track the dial settings within $\pm 3\%$ of full scale. If not, refer to paragraph 6.4.2.
7. If none of the above conditions apply, refer to figure 6-7.

6.3.12 Trigger, Gating and Trigger Baseline Problems

Improperly set controls:

1. MODE incorrectly set to CONT.
2. FUNCTION incorrectly set to DC
3. DC OFFSET overdriving output amplifier.




Figure 6-7. Frequency Accuracy Troubleshooting

Functional block isolation:

1. Verify power supply voltages are within $\pm 5\%$ of nominal, with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. If the trigger baseline cannot be calibrated within specification, set MODE to GATE and monitor the emitter of Q19. With TRIG IN disconnected, rotate the TRIG LEVEL ccw. The voltage should go about -0.7 Vdc. Rotating the TRIG LEVEL cw should change this voltage to about $+1.8$ Vdc. If these voltage readings are normal, check CH10 and CR19.
3. If none of the above conditions apply, refer to figure 6-8.
4. For high frequency (1M and 10M ranges) trigger or gate problems, set the controls as follows:
 FREQ/START FREQ 2.0
 FREQ MULT: 10M
 SYM: OFF
 MODE: TRIG or GATE
 (Depends on symptom-
 GATE preferred)

TRIG LEVEL: 12 o'clock

Set the scope as follows:

Horizontal: 20 ns/div
 Vertical: 1 V/div

Inject a 15 MHz 1 Vp-p trigger signal and refer to figure 6-9.

6.3.13 Voltage At VCG IN Connector Not Changing Frequency Properly

Improperly set controls:

1. Excessive VCG IN voltage for dial setting (maximum input voltage is $+5.0$ Vdc with FREQ/START FREQ set at .02 and the Freq VERNIER turned ccw)
2. MODE (AUX GEN) incorrectly set to FM

Functional block isolation:

1. Set FREQ/START FREQ to 2.0, FREQ MULT to 1K, and VCG IN with no input. Measure voltage across R86 and R97 (-3.6 Vdc). In addition, as the frequency dial is rotated, the voltage linearly




Figure 6-8. Trigger Gate Troubleshooting




Figure 6-9. High Frequency Trigger/Gate Troubleshooting

tracks FREQ/START FRFQ settings within $\pm 3\%$ full scale. If it functions properly, check R67, R68, R69 and associated circuitry, but if not, refer to paragraph 6.3.11.

6.3.14 DC Offset Not Functioning Correctly

Improperly set controls:

1. Signal peak plus offset exceeding + or - 7.5V (with a 500 load), or $\pm 15V$ open circuit.
2. Check OUTPUT ATTEN since this also attenuates output offset.

Functional block isolation.

1. Verify power supply voltages are within $\pm 5\%$ of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. Take the following voltage measurements with the DC OFFSET button depressed and the DC OFFSET control rotated cw:
 - a) The junction of R260 and C116 should vary from +8.0V to -8.0V.
 - b) U2 pin 2 should hold at 0.0V.

c) U2 pin 6 should vary from -1.0V to $+1.0\text{V}$. (Drifting of this voltage is typical because of constant compensation by U2 of variations in output transistor currents.)

3. If none of the above conditions apply, refer to paragraph 6.4.15.

6.3.15 Variable Symmetry Problems

Improperly set controls:

1. SYM button is incorrectly extended.
2. Note: When SYM is depressed the output frequency should be one-tenth the selected frequency.
3. DC offset is overdriving the output amplifier.

Functional block isolation:

1. Verify power supply voltages within $\pm 5\%$ of nominal with less than 100 mVp-p of ac ripple. If not, refer to paragraph 6.4.1.
2. When the voltage at the right leg of R88 (VERNIER/SYM CW) is -15V and when the voltage at the left leg of R88 (VERNIER/SYM) is -15V , refer to paragraph 6.4.2. If not, check R88 and SWB.

6.4 CIRCUIT GUIDES

Circuit guides provide listings of voltage levels, waveforms, and hints that, when used with the schematics, are helpful in isolating faulty circuits. Table 6-2 is an index of circuit guides.

Table 6-2. Circuit Guide Index

Circuit Guide	Paragraph
Power Supply	6.4.1
Current Source	6.4.2
Loop Delay Compensation	6.4.3
Current Switch	6.4.4
Hysteresis Switch	6.4.5
Triangle Buffer	6.4.6
Zero Crossing Detector	6.4.7
Sync	6.4.8
Capacitance Multiplier	6.4.9
Trigger	6.4.10
Trig Baseline	6.4.11
Square Shaper	6.4.12
Sine Converter	6.4.13
Preamplifier	6.4.14
Output Amplifier	6.4.15

6.4.1 Power Supply Guide

1. To determine a faulty power supply, check for the voltages given in table 6-3.
2. If the regulator input is bad, remove P5 and check for:
 - a. Shorted or open diodes (CR1, CR2, or CR3).
 - b. Shorted or open capacitors at the input of the regulator.
 - c. Short between the regulator metal mounting tab and chassis ground.
3. If the regulator input is good, check for:
 - a. Shorted or open capacitors at the output of the regulator.
 - b. Short between regulator metal mounting tab and chassis ground.
 - c. Excessive loading by main board circuits. To verify, lift jumper of the appropriate supply.
 - d. If all of the above conditions appear normal, replace the voltage regulator.

Table 6-3. Power Supply Checks

Supply	Voltage Tolerance	Maximum Regulator Input Ripple (p-p)	Maximum Regulator Output Ripple (p-p)
$\pm 15\text{V}$ Balance	$30 \pm 1.5\text{Vdc}$ (a)	—	—
-15V	(b)	1.5 Vac	10 mV
$+15\text{V}$	(c)	1.5 Vac	10 mV
$\pm 5\text{V}$	$\pm 750\text{ mV}$	1.5 Vac	10 mV
-5V	$\pm 750\text{ mV}$	1.5 Vac	10 mV
$+23\text{V}$	$\pm 1.15\text{Vdc}$	1.5 Vac	10 mV
-23V	$\pm 1.15\text{Vdc}$	1.5 Vac	10 mV

(a) Measured between $+15\text{V}$ and -15V supplies.

(b) Measure and note $+15\text{V}$ supply (V_{+15}).

(c) -15V supply = $-V_{+15} \pm .01\text{V}$.

6.4.2 Current Source Guide

Top of Dial Check: Set the controls as follows; then perform the checks in table 6-4.

Control	Setting
FREQ/START FREQ	2.0
FREQ MULT	1K
VERNIER	FREQ CAL
SYM	Off (extended)

VCG IN Disconnected
 MODE (AUX GEN) AUX OUT ONLY

VCG Check: Set the controls as follows; then perform the checks in table 6-5.

Control	Setting
FREQ START FREQ	0.2
FREQ MULT	1K
VERNIER	Full ccw
SYM	Off (extended)
VCG IN	+ 5.0 Vdc input
MODE (AUX GEN)	AUX OUT ONLY

Table 6-4. Current Source Check (Top of Dial)

Test Point	Desired Results
U14 pin 7	$-5 \pm .5$ Vdc
U13 pins 1, 2	$-5 \pm .5$ Vdc
Measure across R83	$+3.8 \pm .38$ Vdc
U8 pin 6	-10.3 ± 1.03 Vdc
Measure across R84 and R93	$+3.8 \pm .38$ Vdc
U13 pin 6	$0 \pm .01$ Vdc
U7 pin 6	$+10.2 \pm 1.02$ Vdc
Measure across R86 and R97	$+3.8 \pm .38$ Vdc

Table 6-5. Current Source (VCG IN)

Test Point	Desired Results
U7 pin 6	$+14.38 \pm 1.44$ Vdc
U8 pin 6 (disconnect VCG IN)	-14.3 ± 1.43 Vdc

10 MHz Range Check: Set the controls as shown below; then perform the checks in table 6-6

Control	Setting
FREQ/START STOP	2.0
FREQ MULT	10M
VERNIER	FREQ CAL
SYM	Off (extended)
VCG IN	Disconnected
MODE (AUX GEN)	AUX GEN ONLY

Table 6-6. Current Source Check (10 MHz Range)

Test Point	Desired Results
Measure across R99	$+5.9 \pm .59$ Vdc
Measure across R83	$+6.05 \pm .61$ Vdc
U8 pin 6	$-8.2 \pm .82$ Vdc

Variable Symmetry Check: Set the controls as shown then measure the voltage across resistors R84, R85, R86, R87, R93, and R97. The measured voltages should read $+0.38 \pm .04$ V

Control	Settings
FREQ/START STOP	2.0
VERNIER	12 o'clock position
VCG IN	Disconnected
FREQ MULT	1K
SYM	On (depressed)

8.4.3 Loop Delay Compensation Guide

Set the controls as shown; then perform the checks in table 6-7.

Controls	Settings
FREQ/START FREQ	2.0
VERNIER	FREQ CAL
VCG IN	Disconnected
FREQ MULT	10M
SYM	Off (extended)

Table 6-7. Loop Delay Compensation Checks

Test Point	Desired Results
Q1 and Q2 emitters	$+9.2 \pm .92$ Vdc
Q1 base and collector, Q2 base	$+8.5 \pm .9$ Vdc
Q2 collector	$+0.63 \pm .07$ Vdc
Q3 and Q4 emitter	$-9.05 \pm .91$ Vdc
Q3 and Q4 bases, Q3 collector	$-8.32 \pm .83$ Vdc
Q4 collector	$-4.2 \pm .42$ Vdc
U10 pin 4	$-1.6 \pm .16$ Vdc (+ Peak reference)
U10 pin 9	$-2.17 \pm .22$ Vdc (- Peak reference)

8.4.4 Current Switch Guide

Set the controls as shown; then take waveform measurements. Refer to figure 6-10.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off (extended)
MODE	CONT




Figure 6-10. Current Switch Waveforms

6.4.5 Hysteresis Switch Guide

Set the controls as shown; then perform the checks in table 6-8, and take waveform measurements. Refer to figure 6-11.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT

Table 6-8. Hysteresis Switch Guide

Test Point	Desired Results
U10 pin 4	$0.9 \pm .09$ Vdc (+ Peak reference)
U10 pin 9	$-2.8 \pm .28$ Vdc (- Peak reference)
Q7 and Q8 emitters	$-3.0 \pm .3$ Vdc




Figure 6-11. Hysteresis Switch Waveforms


6.4.6 Triangle Buffer Guide

Set the controls as shown; then perform the checks in table 6-9 and take waveform measurements. Refer to figure 6-12. If, after setting the controls, the generator loop does not run, tilt R45 at E23 and inject a ± 1.0 V triangle into R45.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT

Table 6-9. Triangle Buffer Checks

Test Point	Desired Results
Q1* drain	+6.5 $\pm$.65 Vdc
Q12 emitter	0.3 $\pm$.03 Vp-p triangle, offset -10 $\pm$ 1 Vdc
Q12 base	0.3 $\pm$.03 Vp-p triangle, offset -9.3 $\pm$.9 Vdc
Q13 collector	+5.0 $\pm$.5 Vdc




(a) Requires a X10 Probe (high impedance)

Figure 6-12. Triangle Buffer Waveforms

6.4.7 Zero Crossing Detector Guide

Set the controls as shown; then take waveform measurements. Refer to figure 6-13.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	OFF
MODE	CONT



(In TRIG mode, no input, voltage is -1.2 Vdc.)

Figure 6-13. Zero Crossing Detector Waveforms




Figure 6-14. Sync Waveforms

6.4.8 Sync Guide

Set the controls as shown then perform the checks in table 6-10 and take waveform measurements see figure 6-14.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT

Table 6-10. Sync Check

Test Point	Desired Results	
	Function: Sine or Triangle Wave	Function: Square Wave
CR4 cathode	$+1.2 \pm .12 \text{ Vdc}$	$-5 \pm .5 \text{ Vdc}$
U6 pins 4 and 6	$1 \pm .1 \text{ Vdc}$	$-4.3 \pm .43 \text{ Vdc}$
U6 pins 2 and 11	$1.8 \pm .18 \text{ Vdc}$	$-3.8 \pm .08 \text{ Vdc}$
Q5/Q6 emitters	$-1.6 \pm .16 \text{ Vdc}$	$-1.6 \pm .16 \text{ Vdc}$

6.4.9 Capacitance Multiplier Guide

Set the controls as shown, then take the waveform measurements. Refer to figure 6-15.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	100
SYM	Off
MODE	CONT




Figure 6-15. Capacitance Multiplier Waveforms

6.4.10 Trigger Guide

TRIG or CONT Check: Set the controls as shown; then take the waveform measurements. Refer to figure 6-16

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
MODE	TRIG or CONT
TRIG IN	$\pm 1\text{V}$ 1 kHz Square wave




Figure 6-16. Trigger Waveforms (TRIG or CONT)

GATE Checks: Set the controls as shown; then take the waveform measurements. Refer to figure 6-17.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
MODE	GATE
TRIG IN	$\pm 1\text{V}$ 1 kHz Square wave




Figure 6-17. Trigger Waveforms (Gate)

6.4.11 Trigger Baseline Guide

Trigger or Gate Mode Problems: Set the controls as shown; then take the waveform measurements. Refer to figure 6-18.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	10K
SYM	Q11
MODE	TRIG or GATE (Depends on symptom—GATE preferred)
TRIG LEVEL	Approximately centered
TRIG IN	$\pm 1V$ 10 kHz Square wave




Figure 6-18. Trigger Baseline Waveforms

Continuous Mode Problems: Set the controls as shown; then take the waveform measurements. Refer to table 6-11.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	10K
SYM	Q1*
MODE	CONT

Table 6-11. Trigger Baseline Check (Continuous)

Test Point	Desired Results
U5 pin 12	$-0.8 \pm .08$ Vdc
U5 pin 14	$-1.8 \pm .18$ Vdc
Q17 emitter	$-1.5 \pm .15$ Vdc
Q19 base	$+2.6 \pm .26$ Vdc
Q19 emitter	$+1.7 \pm .17$ Vdc
Q20 emitter	$+5.5 \pm .55$ Vdc
Q21 emitter	$+5.5 \pm .55$ Vdc
Q13 emitter	± 1.0 V triangle

6.4.12 Square Shaper Guide

Set the controls as shown; then perform the checks in table 6-12 and take waveform measurements. Refer to figure 6-19.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT
FUNCTION	See Table 6-12 and Figure 6-19

Table 6-12. Square Shaper Checks

Test Point	Desired Results	
	Sine or Triangle	Square
Q22 emitter	$-3.0 \pm .3$ Vdc	$-3.0 \pm .3$ Vdc
U4 pin 13	$-0.8 \pm .08$ Vdc	$-4.3 \pm .43$ Vdc
Q26 base	$-0.8 \pm .08$ Vdc	$-4.2 \pm .42$ Vdc
Q26 emitter	$-1.6 \pm .16$ Vdc	$-4.0 \pm .4$ Vdc
CH24 anode	$+1.6 \pm .16$ Vdc	$-1.5 \pm .15$ Vdc

6.4.13 Sine Converter Guide

Set the controls as shown; then perform the checks in table 6-13 and take waveform measurements. Refer to figure 6-20.

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT
FUNCTION	Sine

Table 6-13. Sine Converter Checks


Test Point	Desired Results
Junction R170 and R171	$+14.8 \pm 1.5$ Vdc
Junction R173 and R174	-14.8 ± 1.5 Vdc
U3 pin 2	0.0V (Full scale current = 2 mA)

6.4.14 Preamplifier Guide

DC Problems: Set the FUNCTION control to DC, then perform the checks in table 6-14.

Table 6-14. Preamplifier Checks (DC)

Test Point	Desired Results
U1 pin 2	$+14.86 \pm 1.5$ Vdc
U1 pin 3	$-0.7 \pm .07$ Vdc
U1 pin 13	$-1.4 \pm .14$ Vdc
U1 pin 9	$-0.7 \pm .07$ Vdc
U1 pin 4	0.0 ± 10 mV
U1 pin 8	0.0 ± 10 mV
U1 pin 12	$+5.8 \pm .58$ Vdc
U1 pin 11	$+6.6 \pm .66$ Vdc
Q27 base	$+9.6 \pm .96$ Vdc
Q27 emitter	$+10.3 \pm 1$ Vdc
Q28 collector	$+11.3 \pm 1.1$ Vdc

**Figure 6-20. Sine Converter Waveforms**




Figure 6-18. Square Shaper Waveforms

Function Problems: Set the controls as shown; then take the waveform measurements. Refer to figure 6-21

Controls	Settings
FREQ/START FREQ	2.0
FREQ MULT	1K
SYM	Off
MODE	CONT
FUNCTION	Square

Figure 6-21. Preamplifier Waveforms

6.4.15 Output Amplifier Guide

Set the controls as shown; then take the waveform measurements. Refer to table 6-15

Controls	Settings
FUNCTION	DC
DC OFFSET	Off

Table 6-15. Output Amplifier Checks

Test Point		Desired Results
Q30	Base	+ 11.7 ± 1.2 Vdc
	Emitter	+ 1.1 ± 1.1 Vdc
	Collector	+ 19 ± 1.9 Vdc
Q32	Collector	+ 22.8 ± 2.3 Vdc
Q31	Base	- 12 ± 1.2 Vdc
	Emitter	- 11.3 ± 1.1 Vdc
	Collector	- 19 ± 1.9 Vdc

Table 6-15. Output Amplifier Checks (Continued)

Test Point		Desired Results
Q33	Collector	-22.7 ± 2.3 Vdc
Q36	Base	$+18.3 \pm 1.8$ Vdc
	Emitter	$+1.9 \pm 1.9$ Vdc
	Collector	$+0.7 \pm .07$ Vdc
Q37	Emitter	$+2.05 \pm .003$ Vdc
	Collector	$+22.5 \pm 2.3$ Vdc
Q38	Emitter	$+0.05 \pm .005$ Vdc
CR27	Cathode	$+23 \pm 2.3$ Vdc
	Anode	$+0.6 \pm .06$ Vdc
VR5	Input	$+31 \pm 3.1$ Vdc
	Output	$+24 \pm 2.4$ Vdc
Q34	Collector	-22.8 ± 2.3 Vdc
Q39	Base	-18.3 ± 1.8 Vdc
	Emitter	-1.9 ± 1.9 Vdc
	Collector	$-0.05 \pm .005$ Vdc
Q40	Emitter	$-0.05 \pm .005$ Vdc
	Collector	-21 ± 2.1 Vdc
Q41	Emitter	$-0.05 \pm .005$ Vdc
CR28	Anode	-23 ± 2.3 Vdc
Q35	Base	$-0.6 \pm .06$ Vdc
	IN	-31 ± 3.1 Vdc
VR6	ADJ	-21.3 ± 2.1 Vdc
	OUT	-23.6 ± 2.4 Vdc
U2	Pin 2	0.0 ± 10 mVdc
	Pin 6	$-0.05 \pm .005$ Vdc

6.5 SWEEP/MOD BOARD TROUBLESHOOTING

WARNING

With the covers removed, dangerous voltage points may be exposed. Contact with any of these points could cause serious injury or death.

Table 6-16 gives an index of common sweep/mod board symptoms. For each symptom a troubleshooting guide is referenced (Paragraphs 6.5.1 through 6.5.11) that, when correctly followed, will lead to a solution to the problem.

The troubleshooting guide is arranged in three (3) levels.

1. Identify improperly set controls.
2. Isolate the faulty functional blocks.
3. Identify the faulty circuit or component.

Individual component troubleshooting is given in paragraph 6.7. recommended test equipment is given in paragraph 5.2 and circuit schematics are in the back of this manual.

In all problems:

1. Double check for proper control settings.
2. Calibrate or rule out calibration as a problem.
3. Inspect components, wiring and circuit boards for heat damage.
4. Recalibrate as necessary after circuit repair.

Find the instrument symptom in table 6-16 and proceed as directed to the proper troubleshooting paragraph.

Table 6-16. Sweep/Mod Board Related Problems

Symptom	Paragraph
Amplitude Modulation At FUNC OUT Distorted or Missing	6.5.1
All Waveforms At AUX OUT Distorted or Missing	6.5.2
Output At AUX SYNC OUT Distorted or Missing	6.5.3
Loop Will Not Oscillate	6.5.4
Abnormal Waveforms (AUX OUT)	6.5.5
Waveform Symmetry Out of Specification	6.5.6
Incorrect Frequencies	6.5.7
Loop Oscillates In AUX GEN OFF MODE	6.5.8
AUX VCG Input Has No Effect	6.5.9
Variable Symmetry Bad	6.5.10
No Internal FM	6.5.11

6.5.1 Amplitude Modulation at FUNC OUT Distorted or Missing

Improperly set controls:

1. AUX GEN MODE and FUNC (Main Generator) switches must be set to AM.
2. WIDTH/ΔF/ΔM vernier must not be fully ccw.
3. AUX GEN and main generator frequency too low.
4. MODE (Main Generator) switch incorrectly set to TRIG or GATE.
5. Combination of OUTPUT ATTEN and AMPLITUDE controls excessively reducing signal.
6. DC OFFSET overdriving amplifier.

Functional block isolation:

If the amplitude modulated signal at the function out is distorted or missing refer to figure 6-22.




Figure 6-22. Amplitude Modulation Troubleshooting




Figure 6-24. Oscillator Loop Failure

6.5.2 All Waveforms At AUX OUT Distorted or Missing

Improperly set controls:

1. AUX GEN frequency set too low.
2. AUX GEN MODE must be set to FM SWEEP, AM, or AUX OUT ONLY
3. WIDTH/ΔF/ΔM must not be fully cw.

Functional block isolation:

If all waveforms at AUX OUT remains distorted or missing, refer to figure 6-23

6.5.3 Output At AUX SYNC OUT Distorted or Missing

Improperly set controls:

1. AUX GEN frequency too low
2. AUX GEN MODE incorrectly set to SET FREQ or SET WIDTH

Functional block isolation:

If a $\pm 3.0V$ square wave is at U13 pin 2, refer to paragraph 6.6.4; if not, refer to paragraph 6.5.4

6.5.4 Loop Will Not Oscillate

Improperly set controls:

1. AUX GEN frequency set too low
2. AUX GEN MODE incorrectly set to SET FREQ or SET WIDTH

Functional block isolation:

If the loop still does not oscillate, refer to figure 6-24.

6.5.5 Abnormal Waveforms At AUX OUT

1. Abnormal square wave, sine and triangle normal: If a $\pm 2.8V$ square wave is present at the cathode of CR4, check function switch (Sweep/Mode board) SW2-A

If not, refer to paragraph 6.6.3

2. Abnormal sine wave, square and triangle normal: If a $\pm 2.5V$ sine wave is present at U6 pin 6, check the function switch (Sweep/Mod board) SW2-A

If not, refer to paragraph 6.6.5.

3. Abnormal triangle, square and sine normal: Check function switch (Sweep/Mod board) SW2-A.




Figure 6-23. Distorted or Missing Waveforms at AUX OUT

Table 6-17. Oscillator Range Check

Inoperative Range	Check
3K/100K and 100/3K ranges only	C6 and SW1-A
3/100 and 1/3 ranges only	C5 and SW1-A
1/3 and 100/3K range only	R46, R47 and SW1-B

6.5.6 Waveform Symmetry Out of Specification

Improperly set controls:

1. AUX GEN FUNC switch incorrectly set to $\square$ or $\triangle$.
2. Signal incorrectly connected to AUX VCG input.

Functional block isolation:

1. Verify 0V across R19. If not, check AUX GEN FUNC switch SW2-C.
2. Refer to paragraph 6.6.1, especially U1 and U2.

6.5.7 Incorrect Frequencies

Improperly set controls:

1. AUX GEN FUNC switch incorrectly set to $\square$ or $\triangle$.
2. Signal incorrectly connected to AUX VCG input.
3. WIDTH/ Δ F/ Δ M incorrectly set full cow.

Functional block isolation:

If the frequencies are still incorrect, refer to table 6-18.

6.5.8 Loop Oscillates in AUX GEN OFF MODE

Improperly set controls:

AUX GEN MODE switch not set to AUX GEN OFF.

Functional block isolation:

If the Sweep/Mod generator continues to oscillate, refer to figure 6-25.

6.5.9 AUX VCG Input Has No Effect

Functional block isolation:

If the sweep/mod generator frequencies are correct




Figure 6-25. Loop Oscillates In AUX GEN OFF Mode




Figure 6-26. No Internal Frequency Modulation

into AUX VCG input), check J18, J5 pin 1 and 2 and R5. If not, refer to paragraph 6.5.7.

Table 6-18. Incorrect Frequency Check

Incorrect Range	Check
3K1100K and 100K3K ranges only	C6 and SW1-A
3K100 and 1K3 ranges only	C5 and SW1-A
1K3 and 100K3K range only	R46, R47 and SW1-B
All ranges	Modulation Generator VCG System 6.6.1 and SW1-B

6.5.10 Variable Symmetry (Sweep/Mod Board) Bad

Function block isolation:

If symmetry is normal in $\sim$, $\sim$ or $\sim$ functions, check SW2-B, SW2-C and R19. If not, refer to paragraph 6.6.1.

6.5.11 No Internal Frequency Modulation

Improperly set controls:

1. FREQ/START FREQ set to 2.0
2. WIDTH/ Δ F/ Δ M incorrectly set full ccw

Functional block isolation:

If the sweep/mod board still does not frequency modulate the generator board, refer to figure 6-26.

6.6 SWEEP/MOD BOARD CIRCUIT GUIDES

Circuit guides provide listings of voltage levels, waveforms, and hints that, when used with the schematics, are helpful in isolating faulty circuits. Table 6-19 is an index of circuit guides.

Table 6-19. Circuit Guide Index

Circuit Guide	Paragraph
Modulation Generation VCG System	6.6.1
Modulation Generator Loop	6.6.2
Square Wave Limiter	6.6.3
Modulation Gen Sync Out Amp	6.6.4
Sine Converter	6.6.5
Amplitude Modulator	6.6.6
Amplitude Modulation Receiver	6.6.7
Amplitude Modulation Level Shifter	6.6.8
Auxiliary Output Amp	6.6.9

6.6.1 Modulation Generator VCG System Guide

Set the controls as shown below, then perform the checks in table 6-20.

Control	Settings
AUX GEN FUNC	$\sim$, $\sim$, or $\sim$
AUX GEN MODE	AM
AUX VCG Input	Disconnected

Table 6-20. VCG System Checks

Test Point	Desired Results	
	AUX GEN VERNIER	
	ccw	cw
J1 pin 7 and 10	10 ± 1 mV	-550 ± 55 mV
J1 pin 1	$\pm 10 \pm 1$ mV	$+550 \pm 55$ mV
J1 pin 14	$\pm 8 \pm .8$ V	$-8.9 \pm .9$ V
J1 pin 12	0 ± 10 mV	$+330 \pm 50$ mV
U2 pin 10 and 13	$\pm 4.5 \pm .45$ V	$\pm 4.5 \pm .45$ V
U2 pin 1	$\pm 14 \pm 1.4$ V	$+3.8 \pm .5$ V
CR1 anode	$\pm 8.3 \pm .8$ V	$-3 \pm .3$ V
J1 pin 8	$-7.4 \pm .7$ V	$\pm 8.7 \pm .9$ V
U2 pin 4 and 7	$4.6 \pm .46$ V	$-4.6 \pm .46$ V
U2 pin 5	13.9 ± 1.4 V	$-3.4 \pm .54$ V
CR2 cathode	$-7.8 \pm .8$ V	$+3 \pm .3$ V

6.6.2 Modulation Generator Loop Guide

Set the AUX GEN MODE switch to AM; then take the waveform measurements. Refer to figure 6-27.

6.6.3 Square Wave Limiter Guide

Set the AUX GEN MODE switch to AM; then take the waveform measurements. See figure 6-28.

6.6.4 Modulation Generator Sync Output Amplifier Guide

Set the AUX GEN Mode switch to AM, then take waveform measurements. Refer to figure 6-29.

6.6.5 Sine Converter Guide

Set the AUX GEN MODE switch to AM; then perform the checks in table 6-21 and take waveform measurements. Refer to figure 6-30.




Figure 6-27. Modulation Generator Waveform




Figure 6-28. Square Wave Limiter Waveforms




Figure 6-29. Mod Gen Sync Out Amp. Waveforms




Figure 6-30. Sine Converter Waveforms

Table 6-21. Sine Converter Checks

Test Point	Desired Results
R57/RT1 junction	$-2.3 \pm .02$ Vdc
U6 pins 2 and 3, U5 pins 2 and 6	0 ± 10 mVdc

6.6.6 Amplitude Modulator Guide

Set the controls as shown; then perform the checks in table 6-22 and take the waveform measurements. Refer to figure 6-31.

Control	Setting
AUX GEN MODE	AM
WIDTH/ Δ F/ Δ M	Full cw
AM CARRIER LEVEL/NULL	Full cw
SUPPRESSED CARRIER	Off
FUNC (Main Generator)	AM

6.6.7 Amplitude Modulation Receiver Guide

Set the controls as shown; then perform the checks in table 6-23 and take waveform measurements. Refer to figure 6-32.

Control	Settings
AUX GEN MODE	AM
WIDTH/ Δ F/ Δ M	Full cw
AM CARRIER LEVEL/NULL	Full cw
SUPPRESSED CARRIER	Off
AUX GEN FUNC	Sine
FUNC (Main Generator)	AM

Table 6-22. Amplitude Modulator Checks

Test Point	Desired Results
U7 pin 1	$+1.45 \pm 0.14$ Vdc
U7 pin 2	$+1.95 \pm 0.19$ Vdc (measured with high impedance device)
U7 pin 3	-13.0 ± 1.3 Vdc
U7 pin 4	-2.5 ± 0.25 Vdc
U7 pin 5	-3.8 ± 0.38 Vdc
U7 pin 11	-1.35 ± 0.13 Vdc
U7 pin 12	0 ± 10 mVdc
U7 pin 13	-12 ± 1.2 Vdc
U7 pin 14	$+1.95 \pm 0.19$ Vdc




Figure 6-31. Amplitude Modulator Waveforms

Table 6-23. AM Receiver Guide

Test Point	Desired Results
U8 pin 3	-14.7 ± 1.4 Vdc
U8 pin 4	$+1.25 \pm .12$ Vdc
U8 pins 5 and 8	$+2 \pm .2$ Vdc
U8 pins 10 and 13	$+14.1 \pm 1.4$ Vdc
U8 pin 11	$+13.3 \pm 1.3$ Vdc
Q4 collector	$+13.8 \pm 1.3$ Vdc




Figure 6-32. AM Receiver Waveforms

6.5.8 Amplitude Modulation Level Shifter Guide

Set the controls as shown; then take the waveform measurements. Refer to figure 6-33.

Control	Setting
AUX GEN MODE	AM
WIDTH/ΔF/ΔM	Full cw
AM CARRIER LEVEL/NULL	Full cw
SUPPRESSED CARRIER	Off
AUX GEN FUNC	Triangle
FUNC (Main Generator)	AM

6.5.9 Auxiliary Output Amplifier Guide

Set the controls as shown; then take the waveform measurements. Refer to figure 6-34.

Control	Setting
AUX GEN MODE	AM
WIDTH/ΔF/ΔM	Full cw
AM CARRIER LEVEL/NULL	Full ccw
SUPPRESSED CARRIER	Off
FUNC (Main Generator)	AM
AUX GEN FUNC	Triangle




Figure 6-33. AM Level Shifter Waveforms




Figure 6-34. Auxiliary Output Amplifier Waveforms

6.7 TROUBLESHOOTING INDIVIDUAL COMPONENTS

6.7.1 Transistor

1. A transistor is defective if more than one volt is measured across its base-emitter junction in the forward direction.
2. A transistor when used as a switch may have a few volts reverse bias voltage across base emitter junction.
3. If the collector and emitter voltages are the same, but the base emitter voltage is less than 500 mV forward voltage (or reversed bias), the transistor is defective.
4. A transistor is defective if its base current is larger than 10% of its emitter current (calculate currents from voltage across the base and emitter series resistors).
5. In a transistor differential pair (common emitter stages) either their base voltages are the same in normal operating condition, or the one with less

forward voltage across its base emitter junction should be off (no collector current); otherwise one of the transistors is defective.

6.7.2 Diode

A diode (except a zener) is defective if there is greater than one volt (typically 0.7 volt) forward voltage across it.

6.7.3 Operational Amplifier

1. The "+" and "-" inputs of an operational amplifier will have less than 15 mV voltage difference when operating under normal conditions.
2. When the output of the amplifier is connected to the "-" input (voltage follower connection), the output should be the same voltage as the "+" input voltage, otherwise, the operational amplifier is defective.
3. If the output voltage stays at maximum positive, the "+" input voltage should be more positive than "-" input voltage, or vice versa; otherwise, the operational amplifier is defective.

6.7.4 FET Transistor

1. No gate current should be drawn by the gate of an FET transistor. If so, the transistor is defective.
2. The gate-to-source voltage is always reverse biased under a normal operating condition, e.g., the source voltage is more positive than the gate voltage for 2N5485, and the source voltage is more negative than gate voltage for a 2N5462. Otherwise, the FET is defective.
3. If the device supplying gate voltage to an FET saturates, the FET has too large a V_{gs} (pinch off) for the circuit and should be replaced.

6.7.5 Capacitor

1. Shorted capacitors have 0V across their terminals.
2. Opened capacitor can be located (but not always) by using a good capacitor connected in parallel with the capacitor under test and observing the resulting effect.
3. Leaky capacitors will often have a decreased voltage across their terminals.

6.7.6 Digital ECL ICs

1. The device is operating correctly if the output high state is -0.81 to -0.96V and low state is -1.65 to -1.85V.
2. The input must show the same two levels as in step 1.

7

SECTION

PARTS AND SCHEMATICS

7.1 DRAWINGS

The following assembly drawings (with parts lists) and schematics are in the arrangement shown below.

7.2 ADDENDA

Under Wavetek's product improvement program, the latest electronic designs and circuits are incorporated into each Wavetek instrument as quickly as development and testing permit. Because of the time needed to compose and print instruction manuals, it is not always possible to include the most recent changes in the initial printing. Whenever this occurs, addendum pages are prepared to summarize the changes made

and are inserted immediately inside the rear cover. If no such pages exist, the manual is correct as printed.

7.3 ORDERING PARTS

When ordering spare parts, please specify part number, circuit reference, board, serial number of unit, and, if applicable, the function performed.


NOTE

An assembly drawing number is not necessarily the assembly part number. However, the assembly parts list number is the assembly part number.

DRAWING	DRAWING NUMBER
Instrument Schematic	0004-00-0182
Chassis Assembly	0102-00-0961
Chassis Parts Lists	1101-00-0961
Generator Board Schematic	0103-00-2926
Generator Board Assembly	1100-00-0834
Generator Board Parts List	1100-00-0960
Generator Board Switch Detent	0102-00-0903
Generator Board Switch Parts List	1202-00-0903
Sweep/Mod Board Schematic	0103-00-0947
Sweep/Mod Board Assembly	1100-00-0947
Sweep/Mod Board Parts List	1100-00-0947
Sweep/Mod Switch Detent	0102-00-0965
Sweep/Mod Switch Parts List	1202-00-0965
Rear Panel Assembly	0102-00-0962
Rear Panel Parts List	1101-00-0962
Front Panel Assembly	0102-00-0982
Front Panel Parts List	1101-00-0982

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN DATA. IT IS TO BE KEPT SECRET AND NOT BE REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT WRITTEN AUTHORIZATION.


REV	DATE	BY	CHKD	APP'D
1	11-22-90	WJ	WJ	WJ



WAVETEK		SC4 MATIC INSTRUMENT	
PART NO. 1101-00-0922		REV. 1	
DATE 11-22-90		BY WJ	
CHECKED WJ		APP'D WJ	
DESIGNED WJ		SCALE	

THIS DOCUMENT CONTAINS INFORMATION WHICH MAY BE RELEASED TO THE PUBLIC BY THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION WITHOUT LIMITATION

CHASSIS ASSEMBLY WIRE & CABLE - WIRE LIST			
REF	FROM	TO	COLOR
41	REAR PANEL - A3 E1	FRONT PANEL - A2 E1	GRN/YEL
42	REAR PANEL - A3 E1	GEN RD - A2 E5	GRN/YEL
43	GEN RD - E3	FRONT PANEL - P56-2V	GRN
	GEN RD - E4	FRONT PANEL - P56-4V	BLK
	GEN RD - E5	FRONT PANEL - P56-CTW	GRN
44	GEN RD - C19	FRONT PANEL - J10	BLK
	GEN RD - C20	FRONT PANEL - J10	BLK
45	GEN RD - C17	FRONT PANEL - J9	BLK
	GEN RD - C18	FRONT PANEL - J9	BLK
46	SEN RD - F11	FRONT PANEL - J8	WHT/GRN
	SEN RD - C21	FRONT PANEL - J8	BLK
47	SEN RD - F10	FRONT PANEL - J7	WHT/BLK
48	SEN RD - E9	FRONT PANEL - J15	WHT
49	SEN RD - F15	FRONT PANEL - J14	WHT/GRN
	SEN RD - E16	FRONT PANEL - J14	BLK
410	SEN RD - E15	FRONT PANEL - J13	BLK
	SEN RD - E14	FRONT PANEL - J13	BLK
411	REAR PANEL - J16	SWEEP MOD RD J6	N/A
	REAR PANEL - J17	SWEEP MOD RD J6	N/A
	REAR PANEL - J18	SWEEP MOD RD J6	N/A
412	REAR PANEL - A2	GEN RD - J5	N/A
413	GEN RD - A2 E5	FRONT PANEL - C51	N/A
	GEN RD - A2 E7	FRONT PANEL - C51	N/A



FRONT PANEL WIRING
AND ROUTING
(SEE WIRE LIST)



3. THIS SHEET IS INTENDED TO LIST WIRING
WIRE LIST. SEE SHEET 1 FOR MECHANICAL
ASSEMBLY.

WIRE LISTING SHEET 10

PROJECT 2.1 BUREAU AND SITE 2.1-1000	DATE 1960	WAVETEK
DESIGNER R. L. HARRIS	DATE 1960	ASSEMBLY, CHASSIS (11)
DESIGNER R. L. HARRIS	DATE 1960	19.3
DESIGNER R. L. HARRIS	DATE 1960	0102-00-0961
DESIGNER R. L. HARRIS	DATE 1960	23338

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM WAVE TEK.

REFERENCE DESIGNATORS	PART DESCRIPTION	ORIG-REFID-PART-NO	REFID	WAVE TEK. NO	QTY/TYP
NONE	ASSY. DRIVE CHASSIS	0102-00-0961	WVTR	0102-00-0961	1
2	DR. MOUNT. POWER SUP	1200-00-0956	WVTR	1200-00-0956	1
1	ASSY. 24-120 V. PLATE	1300-00-1048	WVTR	1300-00-1048	1
NONE	ASSY. ENVELOPE CABLE KIT	1300-00-0964	WVTR	1300-00-0964	1
NONE	PLATE, NAME	1300-00-1110	WVTR	1300-00-1110	1
NONE	COVER, TOP	1400-00-3000	WVTR	1400-00-3000	1
5	SEPARATOR	1400-00-3010	WVTR	1400-00-3010	2
NONE	COVER, BOTTOM	1400-00-3000	WVTR	1400-00-3000	1
9	GUIDE PIN	1400-01-0000	WVTR	1400-01-0000	2
3	WIRE, PULL SW	2400-01-0000	ROGAW	2400-01-0000	6
4	WIRE, SWELL	2400-01-0010	ROGAW	2400-01-0010	2
10	STANDOFF, HALF/THICK 1/2" H. 300 HPS-30	2400-02-0010	UNIDIP	2400-02-0010	4
NONE	SHIL. ASSY. MOUNT	2400-02-0010	WVTR	2400-02-0010	1
NONE	SPEAKER, SELF RETAIN	2400-02-0010	TTM	2400-02-0010	1


WAVETEK
PARTS LIST

1101-00-0961
ASSY. CHASSIS

ASSY. CHASSIS
1101-00-0961
PAGE 2

WAVE TEK. PARTS LIST	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961
1101-00-0961	1101-00-0961	1101-00-0961	1101-00-0961

NOTE: 1. 1101-00-0961



- [illegible]

REMOVE ALL BURN AND BRILL SHARP TIPS	DATE 6/24/80	TIME 1:50		
UNIT/PLATE	NAME TITLE UNIT	SCHEMATIC GENERATOR BOARD (A4)		
1 UNIT ANALYTIC PROCESOR	TELEPHONE NUMBER ADDRESS CITY STATE ZIP DO NOT SCALE GING UNIT	SERIAL NO. 80 57115	DATE 0103 00 22:1	UNIT 1







THIS DOCUMENT CONTAINS INFORMATION
RELATIVE TO THE DESIGN AND CONSTRUCTION OF
ELECTRONIC EQUIPMENT AND IS NOT TO BE
REPRODUCED OR TRANSMITTED IN ANY FORM
OR BY ANY MEANS, ELECTRONIC OR MECHANICAL,
INCLUDING PHOTOCOPYING, RECORDING, OR BY
ANY INFORMATION STORAGE AND RETRIEVAL
SYSTEM.

SQUARE SHAPER

SINE CONVERTER




SEE NOTE PAGE 1.

NOTE: UNLESS OTHERWISE SPECIFIED

PARTS LIST		WAVETEK	
Q24	2N5563 PNP	Q25	2N5563 PNP
Q26	2N5563 PNP	Q27	2N5563 PNP
R140	10K	R141	10K
R142	10K	R143	10K
R144	10K	R145	10K
R146	10K	R147	10K
R148	10K	R149	10K
R150	10K	R151	10K
R152	10K	R153	10K
R154	10K	R155	10K
C14	0.01uF	C15	0.01uF
C16	0.01uF	C17	0.01uF
SCHEMATIC GENERATOR BOARD		0103 00-2926	
23338		A	

THIS DRAWING CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS OF THE U.S. ARMY AND MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.




MADE FROM 0100-00-0834-3H

DRAWING INFORMATION		REVISIONS		WAVETEK	
DRAWING NO.	0100-00-0834-3H	REV.	1	GENERATOR BOARD	
DATE	1993	BY	1000-00-0834	F	

[illegible][illegible]



REMARK: 1. ALL DIMENSIONS ARE IN MILLIMETERS (UNLESS OTHERWISE SPECIFIED)	DRAWING NO. 100-00-0000	REV. 1	 WAVE PARTS LIST
PART NO. 100-00-0000	PART NAME 100-00-0000	PART NAME 100-00-0000	PARTS LIST PCA, GENERATOR
PARTS LIST 100-00-0000	PARTS LIST 100-00-0000	PARTS LIST 100-00-0000	PARTS LIST 100-00-0000



TYPICAL SWITCH HARDWARE STACK-UP

2. ALL BUSS WIRE #24 AWG
3. WIRE OBTAINED FROM CHASSIS CARF KIT
TEST-00-0464
4. WIRE SHOWN IN COV POSITION
5. PLACE CABLE IN POSITION AS SHOWN FROM COV WIRE STOP
REPEAT UNTIL WIRE STOP

Still, we did not observe any



Politecnico di Torino AREA RESEARCH AND INNOVATION Via Duomo, 15 10121 TORINO, ITALY Tel. +39 011 56422111 Fax +39 011 56422112 E-mail: info@polito.it	IN AQUILO Via Duomo, 15 10121 TORINO, ITALY Tel. +39 011 56422111 Fax +39 011 56422112 E-mail: info@polito.it	WAVETEK 11000 W. 11th Ave. Broomfield, CO 80020-3299 USA Tel. (303) 440-8800 Fax (303) 440-8801 E-mail: info@wavetek.com
--	--	---

This document contains proprietary trade
information and should be kept confidential. TO
REPRODUCE AND NOT BE REPRODUCED FOR ANY
REASON, EXCEPT FOR INFORMATION AND
MAINTENANCE PURPOSES, WITHOUT AUTHORIZATION.

REVISION ORIGINATOR	PART DESCRIPTION	ORIG-REF-PAV-NO	FROM	WAVETEK NO	QTY/PT
W004	ASSY. SWICH. SWITCHES	0102-00-0942	WVTR	0102-00-0942	1
W004	SWITCH	133-309	WVTR	133-309-1372	1
1	PLATE SW	008-054	WVTR	1300-02-2130	3
W119 4252 R06	EDT. CONT. LOG. FROM 4500-01-0212	1409-71-0219	WVTR	4409 71-0219	3
2	WAFER	322-8411-1	WVTR	3104-02-0008	1
7	WAFER	347-801	WVTR	3104-04-0002	3
3	SWITCH STOP	211 33 001	CTB	3104-01-0008	1
4	SWITCH STOP	212-03-804	CTB	3104-07-0002	1
5	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104-09-0047	1
6	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104 09 0047	1
7	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104-09 0047	1

WAVETEK
PARTS LIST

WVTR
WVTR Switches

WVTR
0102-00-0942

Page 1

REVISION ORIGINATOR	PART DESCRIPTION	ORIG-REF-PAV-NO	FROM	WAVETEK NO	QTY/PT
W004	ASSY. SWICH. SWITCHES	0102-00-0942	WVTR	0102-00-0942	1
W004	SWITCH	133-309	WVTR	133-309-1372	1
1	PLATE SW	008-054	WVTR	1300-02-2130	3
W119 4252 R06	EDT. CONT. LOG. FROM 4500-01-0212	1409-71-0219	WVTR	4409 71-0219	3
2	WAFER	322-8411-1	WVTR	3104-02-0008	1
7	WAFER	347-801	WVTR	3104-04-0002	3
3	SWITCH STOP	211 33 001	CTB	3104-01-0008	1
4	SWITCH STOP	212-03-804	CTB	3104-07-0002	1
5	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104-09-0047	1
6	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104 09 0047	1
7	DETENT, HCD FROM 3104-01-0012	3104-09-0047	WVTR	3104-09 0047	1

WAVETEK

PARTS LIST
ASSY. SWICHES, GEN

133 1202-00-0942


Page 1

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN DATA. IT IS THE PROPERTY OF WAVETEK CORPORATION. IT IS TO BE KEPT UNCLASSIFIED AND UNCONTROLLED UNLESS OTHERWISE SPECIFIED.

MODULATION GENERATOR VCG SYSTEM


MODULATION GENERATOR LOOP

REV	DATE	BY	CHKD	APP
A	8/1/84	AS	AS	AS
B	8/1/84	AS	AS	AS
C	8/1/84	AS	AS	AS
D	8/1/84	AS	AS	AS
E	8/1/84	AS	AS	AS



DESIGNATORS LAST USED	
RESISTORS	R1-R29
CAPACITORS	C1-C10
DIODES	CR1-CR4
TRANSISTORS	Q1-Q2
CONNECTORS	J1-J5
SWITCHES	SW1-SW2
IC'S	U1-U3
THERMISTOR	RT1
F. K. N.	ELL

WAVETEK	SCHEMATIC
SWEEP MOD. LOAD	(A5)
DATE	8/1/84
REV	1
APP	AS



MADE FROM 0100-00-0947.3F

NAME: J. J. J. J. J. ADDRESS: 1234567890 CITY: 1234567890 STATE: 1234567890 ZIP: 1234567890	PHONE: 1234567890 FAX: 1234567890 E-MAIL: 1234567890 WWW: 1234567890 PAGER: 1234567890	WAVETEK 800 234 5678 1234567890 SWEEP/MOD BOARD 193 1100-00-0047 23/10
---	--	--

[illegible]

REFERENCE DESIGNATOR	PART DESCRIPTION	ORG-REF PART NO	MFR	WAVETEK NO.	QTY/PT
CY11 CY20 CY23 CY24 CY25 C9A ER3 CAG ER7	SLIDER	1991-100	P&H	4907-02-04AA	1
D2	TRANS	2C00416	SEC	1901-02-04AA	1
D6 D8	TRANS	2C00003	SEC	1901-03-0200	2
Q1	TRANS	2C00004	F&H	4901-00-90AA	1
Q6	TRANS	2C00005	ETT	4903-03-0000	1
Q2	TRANS	2C00006	P&H	4903-03-0000	1
SW4	SWITCH	9100-00-0000	MWM	9103-04-0000	1
SW5P	BUTTON-ED-ICAL	P03-0315LACH	SHANN	5103-04-0000	1
D11	TRIODE/PIPER	TSP1020	TJ	1305-00-0000	1
U6	IC	1L0840R	TJ	1000-00-0000	1
U82 U6 U9	IC	1N0100H	AND	7000-03-1800	3
U11 U12	IC, OP-AMP	LF354N	ADC	7000 02 3400	2
U10 U5	IC	MC1456P1	MOI	1000-11-0000	2
U7	IC	MC1455A	MUT	7000-11-0000	1
U2 U4	IC	CA-3014	PCA	7000-30-3700	2
U3 U8	IC	CA 3090AC	PCA	7000 30-0000	2


**WAVETEK
PARTS LIST**

1111
 PCA 60000/000



APPROV. BY
 1100-02-0000
 PFC

[illegible]

This document contains information which may be used by others in the development of similar equipment. It is the property of the Department of Defense and is to be controlled as such. It is to be stored, handled, and transmitted in accordance with the instructions of the Department of Defense.



TYPICAL SWITCH
HARDWARE STACK-UP



SW 1
WIRING DETAIL
WATER A AND B 4-40
1/2\"

SW 2
WIRING DETAIL
WATER A AND B 4-40
1/2\"

SW 3
WIRING DETAIL
WATER A AND B 4-40
1/2\"

- 1. 4-40 TSW HEAD SCREW
- 2. ALL WIREMS SHOWN IN CON POSITION.
- 3. MAKE DETENT 2 POSITIONS AS SHOWN BEFORE INSTALLING ADDEL STOP

NOTE: UNLESS OTHERWISE SPECIFIED

WAVETEK		ASSEMBLY DETENT SWEEP BOARD	
DATE	1973	REV	0102-00-0065
BY	22318	DATE	1973
BY	22318	DATE	1973

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND DESIGN RIGHTS BELONGING TO WAVETEK AND MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT WRITTEN AUTHORIZATION.

SYMBOL	DESCRIPTION	QTY	UNIT	WAVETEK NO.	STOCK
NAME	ASSY. SWEEP. SWITCHES	1	WVTS	0102-00-0945	1
L	PLATE, SW	3	WVTS	1400-00-2120	3
RYV	RYT. CRPT. SW FROM 4400-01-0212	2	WVTS	4400-71-0307	2
R2	RYT. CRPT. SW. LOK FROM 4400-01-0212	1	WVTS	4400-71-0311	1
R208	RYT. MOD FROM 4400-01-0212	1	WVTS	4400-71-0317	1
2	WVTS	4	WVTS	5104-02-0019	4
3	SWITCH STOP	3	CTB	5104-07-0001	3
4	DETENT MOD FROM 5104-01-0010	3	WVTS	5104-99-0064	3
3	DETENT MOD FROM 5104-01-0010	3	WVTS	5104-99-0050	3
4	DETENT MOD FROM 5104-01-0010	1	WVTS	5104-99-0065	1

WAVETEK PARTS LIST
 TITLE: ASSY. SWEEP. SWITCHES
 DATE: 1202-00-0945
 PAGE: 2

WAVETEK	193	1202-00-0945
WAVETEK	12234	1

THIS DOCUMENT CONTAINS INFORMATION IMPER
NATIVE AND DESIGN RIGHTS BELONGING TO
NAVY AND MAY NOT BE REPRODUCED FOR
REUSE, COPIES, TRANSMISSION, OR
MAINTENANCE WITHOUT AUTHORIZATION

REFERENCE DESIGNATOR	PART DESCRIPTION	ORIG FROM PART NO	REF	WAVETEK NO	QTY/PF
None	ASSY DRUM REAR PANEL	0102-00-0962	WVTK	0102-00-0962	1
4	WHEEL	0000	WVTK	0400-00-0000	1
5	PHOTO. SW	177-000-00	WVTK	1400-00-0000	1
12	POST	100-000	WVTK	1400-00-0000	4
13	INSULATOR FOR SWITCH REF 1000-00-0000	001-000	WVTK	1400-00-0000	1
17	2.5 LABEL	001-000	WVTK	1400-00-0000	1
18	SWITCH FOR SWITCH	100-000	WVTK	1400-01-0000	1
19	REAR PANEL	177-000	WVTK	1400-01-0000	1
2	MIDDLE VOLTAGE	177-000	WVTK	1400-01-0000	1
12	LAMP BNC	001-000	WVTK	1400-01-0000	1
20	HOUSING	1-000-000-0	WVTK	1400-02-0000	1
14	HEADSET (COM 1) PH	000-000	WVTK	1400-02-0000	1
7	RECEPTACLE	000-000	WVTK	1400-02-0000	1
14	RELAY LUM	1000	WVTK	1400-02-0000	1
6	BOLDER LUM	114-000	WVTK	1400-02-0000	1
8	FUSE 0.1A 250V 0-1	013-000	WVTK	1400-02-0000	1

WAVETEK PARTS LIST
FILE: ASSY, REAR PANEL
ASSEMBLY NO: 0102-00-0962
PAGE 1

REFERENCE DESIGNATOR	PART DESCRIPTION	ORIG FROM PART NO	REF	WAVETEK NO	QTY/PF
10	WHEEL - BOLLER	0000	WVTK	0000-00-0000	1
3	SWITCH ASSY PH	0100-00-0000	WVTK	0100-00-0000	1
11	REAR PANEL	0000-00-0000	WVTK	0000-00-0000	1



WAVETEK PARTS LIST
FILE: ASSY, REAR PANEL
ASSEMBLY NO: 0102-00-0962
PAGE 2

REVISIONS	DATE	BY	WAVETEK
1	01/01/00	001	WAVETEK
2	01/01/00	001	WAVETEK
3	01/01/00	001	WAVETEK
4	01/01/00	001	WAVETEK
5	01/01/00	001	WAVETEK
6	01/01/00	001	WAVETEK
7	01/01/00	001	WAVETEK
8	01/01/00	001	WAVETEK
9	01/01/00	001	WAVETEK
10	01/01/00	001	WAVETEK
11	01/01/00	001	WAVETEK
12	01/01/00	001	WAVETEK
13	01/01/00	001	WAVETEK
14	01/01/00	001	WAVETEK
15	01/01/00	001	WAVETEK
16	01/01/00	001	WAVETEK
17	01/01/00	001	WAVETEK
18	01/01/00	001	WAVETEK
19	01/01/00	001	WAVETEK
20	01/01/00	001	WAVETEK
21	01/01/00	001	WAVETEK
22	01/01/00	001	WAVETEK
23	01/01/00	001	WAVETEK
24	01/01/00	001	WAVETEK
25	01/01/00	001	WAVETEK
26	01/01/00	001	WAVETEK
27	01/01/00	001	WAVETEK
28	01/01/00	001	WAVETEK
29	01/01/00	001	WAVETEK
30	01/01/00	001	WAVETEK
31	01/01/00	001	WAVETEK
32	01/01/00	001	WAVETEK
33	01/01/00	001	WAVETEK
34	01/01/00	001	WAVETEK
35	01/01/00	001	WAVETEK
36	01/01/00	001	WAVETEK
37	01/01/00	001	WAVETEK
38	01/01/00	001	WAVETEK
39	01/01/00	001	WAVETEK
40	01/01/00	001	WAVETEK
41	01/01/00	001	WAVETEK
42	01/01/00	001	WAVETEK
43	01/01/00	001	WAVETEK
44	01/01/00	001	WAVETEK
45	01/01/00	001	WAVETEK
46	01/01/00	001	WAVETEK
47	01/01/00	001	WAVETEK
48	01/01/00	001	WAVETEK
49	01/01/00	001	WAVETEK
50	01/01/00	001	WAVETEK
51	01/01/00	001	WAVETEK
52	01/01/00	001	WAVETEK
53	01/01/00	001	WAVETEK
54	01/01/00	001	WAVETEK
55	01/01/00	001	WAVETEK
56	01/01/00	001	WAVETEK
57	01/01/00	001	WAVETEK
58	01/01/00	001	WAVETEK
59	01/01/00	001	WAVETEK
60	01/01/00	001	WAVETEK
61	01/01/00	001	WAVETEK
62	01/01/00	001	WAVETEK
63	01/01/00	001	WAVETEK
64	01/01/00	001	WAVETEK
65	01/01/00	001	WAVETEK
66	01/01/00	001	WAVETEK
67	01/01/00	001	WAVETEK
68	01/01/00	001	WAVETEK
69	01/01/00	001	WAVETEK
70	01/01/00	001	WAVETEK
71	01/01/00	001	WAVETEK
72	01/01/00	001	WAVETEK
73	01/01/00	001	WAVETEK
74	01/01/00	001	WAVETEK
75	01/01/00	001	WAVETEK
76	01/01/00	001	WAVETEK
77	01/01/00	001	WAVETEK
78	01/01/00	001	WAVETEK
79	01/01/00	001	WAVETEK
80	01/01/00	001	WAVETEK
81	01/01/00	001	WAVETEK
82	01/01/00	001	WAVETEK
83	01/01/00	001	WAVETEK
84	01/01/00	001	WAVETEK
85	01/01/00	001	WAVETEK
86	01/01/00	001	WAVETEK
87	01/01/00	001	WAVETEK
88	01/01/00	001	WAVETEK
89	01/01/00	001	WAVETEK
90	01/01/00	001	WAVETEK
91	01/01/00	001	WAVETEK
92	01/01/00	001	WAVETEK
93	01/01/00	001	WAVETEK
94	01/01/00	001	WAVETEK
95	01/01/00	001	WAVETEK
96	01/01/00	001	WAVETEK
97	01/01/00	001	WAVETEK
98	01/01/00	001	WAVETEK
99	01/01/00	001	WAVETEK
100	01/01/00	001	WAVETEK

WAVETEK
PARTS LIST
ASSY, REAR PANEL
135
1101 000962
B
23338
01/01/00

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND IS NOT TO BE RELEASED OR DISSEMINATED IN ANY MANNER WITHOUT WRITTEN AUTHORIZATION


REV	DATE	BY	CHKD	APP
1	4-95	...	...	...
2	8-04-95	...	...	...



U.S. GOVERNMENT PRINTING OFFICE: 1995-03-0015

REVISIONS	DATE	BY	CHKD	APP
1	4-95	...	...	...
2	8-04-95	...	...	...

WAVETEK	
ASSEMBLY FRONT PANEL (A2)	
REV. 1	REV. 2
REV. 3	REV. 4



INTERNAL DEPTH OF WASHING NUT

12 (2)

13 (4)

14 (2)

15 (2)

16 (2)


DETAIL A

TYPICAL PNC HARDWARE STACK-UP

(BASE AND LUGS AS SHOWN)

- 2017 年 12 月 1 日起实施

[illegible]



W1 } WILK
W2 } MARKER (19)

ASSEMBLY,
REAR PANEL
(43)

THIS DOCUMENT CONTAINS PROPRIETARY DATA
 WAVEFORM AND THEREBY IS NOT TO BE
 REPRODUCED OR TRANSMITTED IN ANY FORM
 WITHOUT THE WRITTEN PERMISSION OF
 WAVEFORM TECHNOLOGIES, INC.

REFERENCE DESIGNATOR	PART DESCRIPTION	ORIG. MFG. PART NO.	WAVEFORM NO.	QTY./PT.
NONE	ASSY. FRONT PANEL	0102-00-0982	WVTA 0102-00-0982	1
NONE	DIAL ASST	WVTA	1400-01-0000	1
3	EMERGENCY LAMP	1400-01-0000	WVTA 1400-01-0000	1
3	FRONT PANEL	1400-01-0000	WVTA 1400-01-0000	1
4	ANGLE PANEL 1879	1400-01-0000	WVTA 1400-01-0000	1
5	ANGLE PANEL 1879	1400-01-0000	WVTA 1400-01-0000	1
6	COMM. BNC	1400-01-0000	WVTA 1400-01-0000	1
7	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
8	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
9	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
10	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
11	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
12	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
13	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
14	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
15	DOOR LAMP	1400-01-0000	WVTA 1400-01-0000	1
NONE	WAVEFORM, WAVEFORMING	0102-00-0982	WVTA 0102-00-0982	1
NONE	WAVEFORM, WAVEFORMING	0102-00-0982	WVTA 0102-00-0982	1

WAVEFORM
PARTS LIST

FILE
ASSY. FRONT PANEL

WAVEFORM NO. 0102-00-0982

REV. A

PAGE 1

REFERENCE DESIGNATOR	PART DESCRIPTION	ORIG. MFG. PART NO.	WAVEFORM NO.	QTY./PT.
NONE	ASSY. FRONT PANEL	0102-00-0982	WVTA 0102-00-0982	1

WAVEFORM
PARTS LIST

FILE
ASSY. FRONT PANEL

WAVEFORM NO. 0102-00-0982

REV. A

PAGE 2

REVISIONS	DATE	BY	WAVEFORM
01	01/01/00	001	WVTA 0102-00-0982
02	01/01/00	001	WVTA 0102-00-0982
03	01/01/00	001	WVTA 0102-00-0982
04	01/01/00	001	WVTA 0102-00-0982
05	01/01/00	001	WVTA 0102-00-0982
06	01/01/00	001	WVTA 0102-00-0982
07	01/01/00	001	WVTA 0102-00-0982
08	01/01/00	001	WVTA 0102-00-0982
09	01/01/00	001	WVTA 0102-00-0982
10	01/01/00	001	WVTA 0102-00-0982
11	01/01/00	001	WVTA 0102-00-0982
12	01/01/00	001	WVTA 0102-00-0982
13	01/01/00	001	WVTA 0102-00-0982
14	01/01/00	001	WVTA 0102-00-0982
15	01/01/00	001	WVTA 0102-00-0982
16	01/01/00	001	WVTA 0102-00-0982
17	01/01/00	001	WVTA 0102-00-0982
18	01/01/00	001	WVTA 0102-00-0982
19	01/01/00	001	WVTA 0102-00-0982
20	01/01/00	001	WVTA 0102-00-0982
21	01/01/00	001	WVTA 0102-00-0982
22	01/01/00	001	WVTA 0102-00-0982
23	01/01/00	001	WVTA 0102-00-0982
24	01/01/00	001	WVTA 0102-00-0982
25	01/01/00	001	WVTA 0102-00-0982
26	01/01/00	001	WVTA 0102-00-0982
27	01/01/00	001	WVTA 0102-00-0982
28	01/01/00	001	WVTA 0102-00-0982
29	01/01/00	001	WVTA 0102-00-0982
30	01/01/00	001	WVTA 0102-00-0982
31	01/01/00	001	WVTA 0102-00-0982
32	01/01/00	001	WVTA 0102-00-0982
33	01/01/00	001	WVTA 0102-00-0982
34	01/01/00	001	WVTA 0102-00-0982
35	01/01/00	001	WVTA 0102-00-0982
36	01/01/00	001	WVTA 0102-00-0982
37	01/01/00	001	WVTA 0102-00-0982
38	01/01/00	001	WVTA 0102-00-0982
39	01/01/00	001	WVTA 0102-00-0982
40	01/01/00	001	WVTA 0102-00-0982
41	01/01/00	001	WVTA 0102-00-0982
42	01/01/00	001	WVTA 0102-00-0982
43	01/01/00	001	WVTA 0102-00-0982
44	01/01/00	001	WVTA 0102-00-0982
45	01/01/00	001	WVTA 0102-00-0982
46	01/01/00	001	WVTA 0102-00-0982
47	01/01/00	001	WVTA 0102-00-0982
48	01/01/00	001	WVTA 0102-00-0982
49	01/01/00	001	WVTA 0102-00-0982
50	01/01/00	001	WVTA 0102-00-0982
51	01/01/00	001	WVTA 0102-00-0982
52	01/01/00	001	WVTA 0102-00-0982
53	01/01/00	001	WVTA 0102-00-0982
54	01/01/00	001	WVTA 0102-00-0982
55	01/01/00	001	WVTA 0102-00-0982
56	01/01/00	001	WVTA 0102-00-0982
57	01/01/00	001	WVTA 0102-00-0982
58	01/01/00	001	WVTA 0102-00-0982
59	01/01/00	001	WVTA 0102-00-0982
60	01/01/00	001	WVTA 0102-00-0982
61	01/01/00	001	WVTA 0102-00-0982
62	01/01/00	001	WVTA 0102-00-0982
63	01/01/00	001	WVTA 0102-00-0982
64	01/01/00	001	WVTA 0102-00-0982
65	01/01/00	001	WVTA 0102-00-0982
66	01/01/00	001	WVTA 0102-00-0982
67	01/01/00	001	WVTA 0102-00-0982
68	01/01/00	001	WVTA 0102-00-0982
69	01/01/00	001	WVTA 0102-00-0982
70	01/01/00	001	WVTA 0102-00-0982
71	01/01/00	001	WVTA 0102-00-0982
72	01/01/00	001	WVTA 0102-00-0982
73	01/01/00	001	WVTA 0102-00-0982
74	01/01/00	001	WVTA 0102-00-0982
75	01/01/00	001	WVTA 0102-00-0982
76	01/01/00	001	WVTA 0102-00-0982
77	01/01/00	001	WVTA 0102-00-0982
78	01/01/00	001	WVTA 0102-00-0982
79	01/01/00	001	WVTA 0102-00-0982
80	01/01/00	001	WVTA 0102-00-0982
81	01/01/00	001	WVTA 0102-00-0982
82	01/01/00	001	WVTA 0102-00-0982
83	01/01/00	001	WVTA 0102-00-0982
84	01/01/00	001	WVTA 0102-00-0982
85	01/01/00	001	WVTA 0102-00-0982
86	01/01/00	001	WVTA 0102-00-0982
87	01/01/00	001	WVTA 0102-00-0982
88	01/01/00	001	WVTA 0102-00-0982
89	01/01/00	001	WVTA 0102-00-0982
90	01/01/00	001	WVTA 0102-00-0982
91	01/01/00	001	WVTA 0102-00-0982
92	01/01/00	001	WVTA 0102-00-0982
93	01/01/00	001	WVTA 0102-00-0982
94	01/01/00	001	WVTA 0102-00-0982
95	01/01/00	001	WVTA 0102-00-0982
96	01/01/00	001	WVTA 0102-00-0982
97	01/01/00	001	WVTA 0102-00-0982
98	01/01/00	001	WVTA 0102-00-0982
99	01/01/00	001	WVTA 0102-00-0982
100	01/01/00	001	WVTA 0102-00-0982

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982

REV. A

WAVEFORM

REVISIONS

DATE

BY

WAVEFORM

01/01/00

001

WVTA 0102-00-0982